summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2017-09-03 15:23:17 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2017-09-06 05:02:44 +0000
commit3fd259c91d54fbfcd45e1cfe73ddfbf2359ddd78 (patch)
treeb4e23705eef481d37fc664a765eaa5053662513d /src
parentef40c0ce91a85124205105f337b52026c1f69d0d (diff)
downloadcoreboot-3fd259c91d54fbfcd45e1cfe73ddfbf2359ddd78.tar.xz
postcar: Add cbmem_stage_cache
S3 resume path executing through postcar was unable to utilise cached ramstage in CBMEM. Change-Id: Icc8947c701ca32b4f261ebb78dfc1215b7ed2da0 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/21382 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src')
-rw-r--r--src/lib/Makefile.inc1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/lib/Makefile.inc b/src/lib/Makefile.inc
index e05b3fcc5d..e50eba663a 100644
--- a/src/lib/Makefile.inc
+++ b/src/lib/Makefile.inc
@@ -179,6 +179,7 @@ postcar-y += ext_stage_cache.c
else
ramstage-$(CONFIG_RELOCATABLE_RAMSTAGE) += cbmem_stage_cache.c
romstage-$(CONFIG_RELOCATABLE_RAMSTAGE) += cbmem_stage_cache.c
+postcar-$(CONFIG_RELOCATABLE_RAMSTAGE) += cbmem_stage_cache.c
endif