diff options
| author | Furquan Shaikh <furquan@chromium.org> | 2017-09-24 20:50:14 -0700 |
|---|---|---|
| committer | Furquan Shaikh <furquan@google.com> | 2017-09-26 02:20:48 +0000 |
| commit | 8f08f5f5c71d7214b5bdd40f298177205e663a96 (patch) | |
| tree | 61a697e1785003314769938a5c4174222f7f034f /src | |
| parent | 3a182f7e31bbf76298f3fb08ce1238ed1e53c6ee (diff) | |
| download | coreboot-8f08f5f5c71d7214b5bdd40f298177205e663a96.tar.xz | |
soraka: Ensure I2C5 frequency is less than 400kHz
Update I2C5 bus parameters to obtain clock frequency <400kHz.
BUG=b:65062416
TEST=Verified using an oscilloscope that I2C5 bus frequency
in factory is ~397kHz.
Change-Id: I3d0b0388343d4c6c5e7eabf3e06799d059307517
Signed-off-by: Furquan Shaikh <furquan@chromium.org>
Reviewed-on: https://review.coreboot.org/21669
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
Reviewed-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src')
| -rw-r--r-- | src/mainboard/google/poppy/variants/soraka/devicetree.cb | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/src/mainboard/google/poppy/variants/soraka/devicetree.cb b/src/mainboard/google/poppy/variants/soraka/devicetree.cb index fa16ae02e5..6d4e8a5665 100644 --- a/src/mainboard/google/poppy/variants/soraka/devicetree.cb +++ b/src/mainboard/google/poppy/variants/soraka/devicetree.cb @@ -226,8 +226,8 @@ chip soc/intel/skylake .speed = I2C_SPEED_FAST, .speed_config[0] = { .speed = I2C_SPEED_FAST, - .scl_lcnt = 180, - .scl_hcnt = 80, + .scl_lcnt = 195, + .scl_hcnt = 90, .sda_hold = 36, }, }" |