summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2016-10-15 23:29:18 +0200
committerMartin Roth <martinroth@google.com>2016-10-19 17:04:10 +0200
commite1897616038f78015633134fc38e351c33a46975 (patch)
treeb6259a84489d76e54b7d87daf7b5834fc001dc68 /src
parent3baa7e707388306d81beac7cc34634e4d831da6d (diff)
downloadcoreboot-e1897616038f78015633134fc38e351c33a46975.tar.xz
nb/i945/raminit: Add fix for 1067MHz FSB CPUs
Previously the 945gc raminit only worked for 533MHz FSB CPUs. This extends the tRD_Mclks in drt0_table for other FSB speeds. The values are taken from the vendor bios of Gigabyte ga-945gcm-s2l. The result is that 1067MHz FSB CPUs now boot without problems. 800MHz FSB cpus still don't get past romstage. Change-Id: I13a6b97d2e580512155edf66c48405a153121957 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/17034 Tested-by: build bot (Jenkins) Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src')
-rw-r--r--src/northbridge/intel/i945/raminit.c36
1 files changed, 28 insertions, 8 deletions
diff --git a/src/northbridge/intel/i945/raminit.c b/src/northbridge/intel/i945/raminit.c
index 6ca95ee220..1ec2dc5ef4 100644
--- a/src/northbridge/intel/i945/raminit.c
+++ b/src/northbridge/intel/i945/raminit.c
@@ -1713,9 +1713,12 @@ static void sdram_set_timing_and_control(struct sys_info *sysinfo)
static const u8 drt0_table[] = {
/* CL 3, 4, 5 */
- 3, 4, 5, /* FSB533/400, DDR533/400 */
- 4, 5, 6, /* FSB667, DDR533/400 */
- 4, 5, 6, /* FSB667, DDR667 */
+ 3, 4, 5, /* FSB533, DDR667/533/400 */
+ 4, 5, 6, /* FSB667, DDR667/533/400 */
+ 5, 6, 7, /* FSB800, DDR400/533 */
+ 6, 7, 8, /* FSB800, DDR667 */
+ 5, 6, 7, /* FSB1066, DDR400 */
+ 7, 8, 9, /* FSB1066, DDR533/DDR667 */
};
static const u8 cas_table[] = {
@@ -1772,12 +1775,29 @@ static void sdram_set_timing_and_control(struct sys_info *sysinfo)
/* Program Write Auto Precharge to Activate */
off32 = 0;
- if (sysinfo->fsb_frequency == 667) { /* 667MHz FSB */
- off32 += 3;
- }
- if (sysinfo->memory_frequency == 667) {
- off32 += 3;
+ switch (sysinfo->fsb_frequency) {
+ case 533:
+ off32 = 0;
+ break;
+ case 667:
+ off32 = 3;
+ break;
+ case 800:
+ if (sysinfo->memory_frequency <= 533) {
+ off32 = 6;
+ break;
+ }
+ off32 = 9;
+ break;
+ case 1066:
+ if (sysinfo->memory_frequency == 400) {
+ off32 = 12;
+ break;
+ }
+ off32 = 15;
+ break;
}
+
off32 += sysinfo->cas - 3;
reg32 = drt0_table[off32];
temp_drt |= (reg32 << 11);