summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorFelix Singer <felixsinger@posteo.net>2020-09-04 09:10:48 +0000
committerMichael Niewöhner <c0d3z3r0@review.coreboot.org>2020-09-05 08:55:44 +0000
commit1f5a34454d1ae9238585227421753c86921dbab7 (patch)
tree8c0c67a7c6b848d22cd81a8ef62d0567ab874b26 /src
parentb2280149c0c8b037da9f51ad27ff4ba84351e286 (diff)
downloadcoreboot-1f5a34454d1ae9238585227421753c86921dbab7.tar.xz
mb/system76/lemp9: Don't enable unused USB3 port
Don't configure USB3 port 4 since it's not used. Change-Id: I6919f5ec3a5be53373f2ab75063764287b53baf5 Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/45105 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Jeremy Soller <jeremy@system76.com> Reviewed-by: Michael Niewöhner
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/system76/lemp9/devicetree.cb2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/system76/lemp9/devicetree.cb b/src/mainboard/system76/lemp9/devicetree.cb
index e9e3aa30b8..c0a283518f 100644
--- a/src/mainboard/system76/lemp9/devicetree.cb
+++ b/src/mainboard/system76/lemp9/devicetree.cb
@@ -95,7 +95,7 @@ chip soc/intel/cannonlake
register "usb3_ports[0]" = "USB3_PORT_DEFAULT(OC_SKIP)" # Type-A port 1
register "usb3_ports[1]" = "USB3_PORT_DEFAULT(OC_SKIP)" # Type-C port 2
register "usb3_ports[2]" = "USB3_PORT_DEFAULT(OC_SKIP)" # Type-A port 3
- register "usb3_ports[3]" = "USB3_PORT_DEFAULT(OC_SKIP)" # NC
+ register "usb3_ports[3]" = "USB3_PORT_EMPTY" # NC
register "usb3_ports[4]" = "USB3_PORT_EMPTY" # NC
register "usb3_ports[5]" = "USB3_PORT_EMPTY" # HSIO used by PCIe root port #6
register "usb3_ports[6]" = "USB3_PORT_EMPTY" # NC