summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorPeter Lemenkov <lemenkov@gmail.com>2019-11-27 22:45:36 +0100
committerPatrick Georgi <pgeorgi@google.com>2019-12-09 09:49:02 +0000
commit289b7d65fcd031b13056cf77471efd35f2dc9efe (patch)
tree9897585ce1f768e3932f5700a50f46445581ed0c /src
parent7e128576c2abe440a1b39a723f55b9e139c3cf1c (diff)
downloadcoreboot-289b7d65fcd031b13056cf77471efd35f2dc9efe.tar.xz
mb/lenovo/x220/devicetree: Use subsystemid inheritance
Change-Id: Ia9367d03b6f97f1eb8c35045fd7bb79e5f45b535 Signed-off-by: Peter Lemenkov <lemenkov@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/37297 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/lenovo/x220/devicetree.cb57
1 files changed, 15 insertions, 42 deletions
diff --git a/src/mainboard/lenovo/x220/devicetree.cb b/src/mainboard/lenovo/x220/devicetree.cb
index 26fa1a4d1f..5ae14278b4 100644
--- a/src/mainboard/lenovo/x220/devicetree.cb
+++ b/src/mainboard/lenovo/x220/devicetree.cb
@@ -37,13 +37,11 @@ chip northbridge/intel/sandybridge
register "pci_mmio_size" = "1024"
device domain 0 on
- device pci 00.0 on
- subsystemid 0x17aa 0x21db
- end # host bridge
+ subsystemid 0x17aa 0x21db inherit
+
+ device pci 00.0 on end # host bridge
device pci 01.0 off end # PCIe Bridge for discrete graphics
- device pci 02.0 on
- subsystemid 0x17aa 0x21db
- end # vga controller
+ device pci 02.0 on end # vga controller
chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
# GPI routing
@@ -80,49 +78,29 @@ chip northbridge/intel/sandybridge
device pci 19.0 on
subsystemid 0x17aa 0x21ce
end # Intel Gigabit Ethernet
- device pci 1a.0 on
- subsystemid 0x17aa 0x21db
- end # USB2 EHCI #2
- device pci 1b.0 on
- subsystemid 0x17aa 0x21db
- end # High Definition Audio
- device pci 1c.0 on
- subsystemid 0x17aa 0x21db
- end # PCIe Port #1
- device pci 1c.1 on
- subsystemid 0x17aa 0x21db
- end # PCIe Port #2 (wlan)
- device pci 1c.2 on
- subsystemid 0x17aa 0x21db
- end # PCIe Port #3
+ device pci 1a.0 on end # USB2 EHCI #2
+ device pci 1b.0 on end # High Definition Audio
+ device pci 1c.0 on end # PCIe Port #1
+ device pci 1c.1 on end # PCIe Port #2 (wlan)
+ device pci 1c.2 on end # PCIe Port #3
device pci 1c.3 on
- subsystemid 0x17aa 0x21db
smbios_slot_desc "7" "3" "ExpressCard Slot" "8"
end # PCIe Port #4
device pci 1c.4 on
- subsystemid 0x17aa 0x21db
chip drivers/ricoh/rce822
register "sdwppol" = "1"
register "disable_mask" = "0x87"
- device pci 00.0 on
- subsystemid 0x17aa 0x21fa
- end
+ device pci 00.0 on end
end
end # PCIe Port #5 (SD)
device pci 1c.5 off end # PCIe Port #6
- device pci 1c.6 on
- subsystemid 0x17aa 0x21db
- end # PCIe Port #7
+ device pci 1c.6 on end # PCIe Port #7
device pci 1c.7 off end # PCIe Port #8
- device pci 1d.0 on
- subsystemid 0x17aa 0x21db
- end # USB2 EHCI #1
+ device pci 1d.0 on end # USB2 EHCI #1
device pci 1e.0 off end # PCI bridge
device pci 1f.0 on #LPC bridge
- subsystemid 0x17aa 0x21db
chip ec/lenovo/pmh7
- device pnp ff.1 on # dummy
- end
+ device pnp ff.1 on end # dummy
register "backlight_enable" = "0x01"
register "dock_event_enable" = "0x01"
end
@@ -172,11 +150,8 @@ chip northbridge/intel/sandybridge
register "wwan_gpio_lvl" = "0"
end
end # LPC bridge
- device pci 1f.2 on
- subsystemid 0x17aa 0x21db
- end # SATA Controller 1
+ device pci 1f.2 on end # SATA Controller 1
device pci 1f.3 on
- subsystemid 0x17aa 0x21db
# eeprom, 8 virtual devices, same chip
chip drivers/i2c/at24rf08c
device i2c 54 on end
@@ -190,9 +165,7 @@ chip northbridge/intel/sandybridge
end
end # SMBus
device pci 1f.5 off end # SATA Controller 2
- device pci 1f.6 on
- subsystemid 0x17aa 0x21db
- end # Thermal
+ device pci 1f.6 on end # Thermal
end
end
end