summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorSridhar Siricilla <sridhar.siricilla@intel.com>2020-05-12 21:28:53 +0530
committerSubrata Banik <subrata.banik@intel.com>2020-05-15 07:33:50 +0000
commit6ad701054230e25fa9b2afe414ca8da6d5a626ee (patch)
tree368cc77a8aacfca348a76c378f10879b55aecb47 /src
parent9e8dd06cd4adc8c5bae267251d3a5532737d05e4 (diff)
downloadcoreboot-6ad701054230e25fa9b2afe414ca8da6d5a626ee.tar.xz
soc/intel: Correct comment on HMRFPO_ENABLE HECI command
Correct comment on HMRFPO_ENABLE flow for CSE Lite SKU. In order to place CSE into SECOVER_MEI_MSG mode, below procedure has to be followed. 1. Ensure CSE boots from RO(BP1). - Set CSE's next boot partition to RO - Issue GLOBAL_RESET HECI command to reset the system 2. Send HMRFPO_ENABLE command to CSE. Further, no reset is required. TEST=Verified on hatch Signed-off-by: Sridhar Siricilla <sridhar.siricilla@intel.com> Change-Id: I213e02ba3898194fa6c8fe38fab34b5c19f25aa1 Reviewed-on: https://review.coreboot.org/c/coreboot/+/41340 Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Rizwan Qureshi <rizwan.qureshi@intel.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src')
-rw-r--r--src/soc/intel/common/block/include/intelblocks/cse.h8
1 files changed, 4 insertions, 4 deletions
diff --git a/src/soc/intel/common/block/include/intelblocks/cse.h b/src/soc/intel/common/block/include/intelblocks/cse.h
index 103323b7cc..588d3eb79c 100644
--- a/src/soc/intel/common/block/include/intelblocks/cse.h
+++ b/src/soc/intel/common/block/include/intelblocks/cse.h
@@ -130,10 +130,10 @@ int cse_request_global_reset(enum rst_req_type rst_type);
/*
* Sends HMRFPO_ENABLE command.
* HMRFPO - Host ME Region Flash Protection Override.
- * For CSE Firmware SKU Custom, procedure to place CSE in HMRFPO (SECOVER_MEI_MSG) mode:
- * 1. Ensure CSE boots from BP1(RO).
- * - Send set_next_boot_partition(BP1)
- * - Issue CSE Only Reset
+ * For CSE Lite SKU, procedure to place CSE in HMRFPO (SECOVER_MEI_MSG) mode:
+ * 1. Ensure CSE boots from RO(BP1).
+ * - Set CSE's next boot partition to RO
+ * - Issue GLOBAL_RESET command to reset the system
* 2. Send HMRFPO_ENABLE command to CSE. Further, no reset is required.
*
* The HMRFPO mode prevents CSE to execute SPI I/O cycles to CSE region, and unlocks