summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorPatrick Rudolph <patrick.rudolph@9elements.com>2018-12-20 09:12:43 +0100
committerPhilipp Deppenwiese <zaolin.daisuki@gmail.com>2019-01-04 21:17:07 +0000
commit153ff207ad8e58c3753a0dfb4941618345646706 (patch)
treec496df64a97d13a8596eac0fd160d4a293b91b41 /src
parent8803b21bbb0f90ab23a92d16cfd24ee9e7077eb0 (diff)
downloadcoreboot-153ff207ad8e58c3753a0dfb4941618345646706.tar.xz
soc/intel/fsp_broadwell_de: Use BLOBs for microcode updates
Add possibility to update microcode from BLOBs repo. No need to copy headers around which have an unclear license. Tested on wedge100s: * Microcodes are included into FIT. * Still boots to Linux. * 3rdparty/blobs at dd00ad1260ef1dc0ba8c55c06ab10c7639dc3eb1 Change-Id: I8ecfb7302a7fc847a51934942f6d323a4f96abba Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com> Reviewed-on: https://review.coreboot.org/c/30324 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Werner Zeh <werner.zeh@siemens.com>
Diffstat (limited to 'src')
-rw-r--r--src/soc/intel/fsp_broadwell_de/Makefile.inc2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/soc/intel/fsp_broadwell_de/Makefile.inc b/src/soc/intel/fsp_broadwell_de/Makefile.inc
index f88cbba602..26653b602d 100644
--- a/src/soc/intel/fsp_broadwell_de/Makefile.inc
+++ b/src/soc/intel/fsp_broadwell_de/Makefile.inc
@@ -38,4 +38,6 @@ CPPFLAGS_common += -I$(src)/soc/intel/fsp_broadwell_de/include
CPPFLAGS_common += -I$(src)/soc/intel/fsp_broadwell_de/fsp
CPPFLAGS_common += -I$(src)/soc/intel/fsp_broadwell_de/
+cpu_microcode_bins += 3rdparty/blobs/cpu/intel/model_5066x/microcode.bin
+
endif # ifeq ($(CONFIG_SOC_INTEL_FSP_BROADWELL_DE),y)