summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorKeith Hui <buurin@gmail.com>2017-09-11 18:34:44 -0400
committerKyösti Mälkki <kyosti.malkki@gmail.com>2017-09-12 07:52:54 +0000
commit5036ebd190e04ff9bbb69dde3d0524206c328601 (patch)
tree7125f368a71132ec261d411acaaa17a4691f2fa8 /src
parent47b283605a999565d54876c25026215daf2debbd (diff)
downloadcoreboot-5036ebd190e04ff9bbb69dde3d0524206c328601.tar.xz
cpu/intel/car/cache_as_ram.inc: Remove unused code
Remove CAR testing code currently blocked out by #if. Newer CAR code don't even do it anymore. Change-Id: I2d53b4e7a244824c7aa2c0f597ed91e17f6cc668 Signed-off-by: Keith Hui <buurin@gmail.com> Reviewed-on: https://review.coreboot.org/21502 Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src')
-rw-r--r--src/cpu/intel/car/cache_as_ram.inc44
1 files changed, 0 insertions, 44 deletions
diff --git a/src/cpu/intel/car/cache_as_ram.inc b/src/cpu/intel/car/cache_as_ram.inc
index baa10c0ab0..7cf55b3381 100644
--- a/src/cpu/intel/car/cache_as_ram.inc
+++ b/src/cpu/intel/car/cache_as_ram.inc
@@ -187,50 +187,6 @@ clear_fixed_var_mtrr_out:
xorl %eax, %eax
rep stosl
-#if 0
- /* Check the cache as ram. */
- movl $CacheBase, %esi
- movl $(CacheSize >> 2), %ecx
-.xin1:
- movl %esi, %eax
- movl %eax, (%esi)
- decl %ecx
- je .xout1
- add $4, %esi
- jmp .xin1
-.xout1:
-
- movl $CacheBase, %esi
- // movl $(CacheSize >> 2), %ecx
- movl $4, %ecx
-.xin1x:
- movl %esi, %eax
-
- movl $0x4000, %edx
- movb %ah, %al
-.testx1:
- outb %al, $0x80
- decl %edx
- jnz .testx1
-
- movl (%esi), %eax
- cmpb 0xff, %al
- je .xin2 /* Don't show. */
-
- movl $0x4000, %edx
-.testx2:
- outb %al, $0x80
- decl %edx
- jnz .testx2
-
-.xin2:
- decl %ecx
- je .xout1x
- add $4, %esi
- jmp .xin1x
-.xout1x:
-#endif
-
movl $(CacheBase + CacheSize - 4), %eax
movl %eax, %esp
lout: