summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorDuncan Laurie <dlaurie@chromium.org>2013-05-21 07:49:11 -0700
committerStefan Reinauer <stefan.reinauer@coreboot.org>2013-07-10 21:42:51 +0200
commit045222f31260d60b337b221ed373edd284386fd5 (patch)
tree2ad8996e204fa49008df7256209f0835a7c8f77d /src
parent39fda6d9159461f04f74259919281baca7cb4393 (diff)
downloadcoreboot-045222f31260d60b337b221ed373edd284386fd5.tar.xz
ec: Remove hardcoded GPI offset in EC SCI
With LynxPoint-LP the SCI GPE is no longer a GPIO that is offset by 16. Remove the Add and fix up the link definition so it is still accurate. Change-Id: I091141183a09345b5ffe28365583e48019f9f5e5 Signed-off-by: Duncan Laurie <dlaurie@chromium.org> Reviewed-on: http://review.coreboot.org/3742 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src')
-rw-r--r--src/ec/google/chromeec/acpi/ec.asl2
-rw-r--r--src/mainboard/google/link/ec.h2
2 files changed, 2 insertions, 2 deletions
diff --git a/src/ec/google/chromeec/acpi/ec.asl b/src/ec/google/chromeec/acpi/ec.asl
index 2fb8e7961c..cb196a7065 100644
--- a/src/ec/google/chromeec/acpi/ec.asl
+++ b/src/ec/google/chromeec/acpi/ec.asl
@@ -27,7 +27,7 @@ Device (EC0)
{
Name (_HID, EISAID ("PNP0C09"))
Name (_UID, 1)
- Name (_GPE, Add(EC_SCI_GPI, 16))
+ Name (_GPE, EC_SCI_GPI)
Name (TOFS, EC_TEMP_SENSOR_OFFSET)
Name (TNOP, 0xFD) // Thermal sensor has no power
Name (TBAD, 0xFE) // Thermal sensor bad reading
diff --git a/src/mainboard/google/link/ec.h b/src/mainboard/google/link/ec.h
index 6133f97984..0044347aa3 100644
--- a/src/mainboard/google/link/ec.h
+++ b/src/mainboard/google/link/ec.h
@@ -22,7 +22,7 @@
#include <ec/google/chromeec/ec_commands.h>
-#define EC_SCI_GPI 7 /* GPIO7 is EC_SCI# */
+#define EC_SCI_GPI 23 /* GPIO7/GPE23 is EC_SCI# */
#define EC_SMI_GPI 8 /* GPIO8 is EC_SMI# */
#define LINK_EC_SCI_EVENTS \