summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorRizwan Qureshi <rizwan.qureshi@intel.com>2016-08-15 20:43:58 +0530
committerMartin Roth <martinroth@google.com>2016-08-17 22:42:46 +0200
commit0bb62294ac1e792646cae28b73b2072ea8b389ee (patch)
treeba0f986897fad2b043466346a72533c0aa463654 /src
parent9cc8cb2090741cefb3f3de14b2ad41e6baf2282f (diff)
downloadcoreboot-0bb62294ac1e792646cae28b73b2072ea8b389ee.tar.xz
soc/intel/skylake: restore MCHBAR and DMIBAR programming
Program MCHBAR, DMIBAR, EPBAR, EDRAMBAR and GDXCBAR. Also program the PAM registers. The system agent was being programmed in romstage during pre-console initialization, after moving to C_ENVIRONMENT bootblock this was missing, restoring the same. TEST=Build and Boot Kunimitsu Change-Id: Iaf310cfb83e58eb8d5affb481dfc343f5d45961b Signed-off-by: Rizwan Qureshi <rizwan.qureshi@intel.com> Reviewed-on: https://review.coreboot.org/16224 Reviewed-by: Duncan Laurie <dlaurie@chromium.org> Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src')
-rw-r--r--src/soc/intel/skylake/romstage/romstage.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/soc/intel/skylake/romstage/romstage.c b/src/soc/intel/skylake/romstage/romstage.c
index 56a5a92255..fda60875f2 100644
--- a/src/soc/intel/skylake/romstage/romstage.c
+++ b/src/soc/intel/skylake/romstage/romstage.c
@@ -45,6 +45,9 @@
/* SOC initialization before RAM is enabled */
void soc_pre_ram_init(struct romstage_params *params)
{
+ /* Program MCHBAR and DMIBAR */
+ systemagent_early_init();
+
/* Prepare to initialize memory */
soc_fill_pei_data(params->pei_data);
}