summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorDuncan Laurie <dlaurie@google.com>2019-01-23 14:58:23 -0800
committerPatrick Georgi <pgeorgi@google.com>2019-01-25 11:22:22 +0000
commit26bc3282f6ed8f4cc54b06df180fa47d3e646cab (patch)
tree65fd6c6c2db8c08fb32f62d503fdc3e370bc00bd /src
parent52b5b587f1bc5d23d20959f1cae664038d6a42ea (diff)
downloadcoreboot-26bc3282f6ed8f4cc54b06df180fa47d3e646cab.tar.xz
soc/intel/cannonlake: Export function to set After G3 state
Export the SOC level function to set the After G3 state so it can be changed by the mainboard. The setting will be restored by a normal boot but in some circumstances coreboot wants to ensure that it will be powered up again after a reset. BUG=b:121380403 TEST=update cr50 firmware on sarien and reboot and ensure the host does not power off after the cr50 initiated reset. Change-Id: I6cd572ac91229584b9907f87bb4b340963203c32 Signed-off-by: Duncan Laurie <dlaurie@google.com> Reviewed-on: https://review.coreboot.org/c/31056 Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src')
-rw-r--r--src/soc/intel/cannonlake/include/soc/pmc.h4
-rw-r--r--src/soc/intel/cannonlake/pmc.c2
2 files changed, 5 insertions, 1 deletions
diff --git a/src/soc/intel/cannonlake/include/soc/pmc.h b/src/soc/intel/cannonlake/include/soc/pmc.h
index 992e60deac..c3957d39c8 100644
--- a/src/soc/intel/cannonlake/include/soc/pmc.h
+++ b/src/soc/intel/cannonlake/include/soc/pmc.h
@@ -162,4 +162,8 @@
#define SCIS_IRQ21 5
#define SCIS_IRQ22 6
#define SCIS_IRQ23 7
+
+struct device;
+void pmc_set_afterg3(struct device *dev, int s5pwr);
+
#endif
diff --git a/src/soc/intel/cannonlake/pmc.c b/src/soc/intel/cannonlake/pmc.c
index 4dabb2ecef..e111e941e6 100644
--- a/src/soc/intel/cannonlake/pmc.c
+++ b/src/soc/intel/cannonlake/pmc.c
@@ -30,7 +30,7 @@
* Set which power state system will be after reapplying
* the power (from G3 State)
*/
-static void pmc_set_afterg3(struct device *dev, int s5pwr)
+void pmc_set_afterg3(struct device *dev, int s5pwr)
{
uint8_t reg8;
uint8_t *pmcbase = pmc_mmio_regs();