summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorStefan Reinauer <stepan@coresystems.de>2009-07-01 12:22:26 +0000
committerStefan Reinauer <stepan@openbios.org>2009-07-01 12:22:26 +0000
commit3c6bd6c7736d00cdd45aca84ccac01c7e8278f42 (patch)
treebfced102563881dedf3a72caf491e430cfdf1a35 /src
parentcfb9cd2f8ab545296f94cbc0580d0a9ae73efc06 (diff)
downloadcoreboot-3c6bd6c7736d00cdd45aca84ccac01c7e8278f42.tar.xz
the file was not really different, so use the default file (trivial, since it
didn't build before, and it still doesn't) Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Acked-by: Stefan Reinauer <stepan@coresystems.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4387 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/via/epia-m700/Config.lb2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mainboard/via/epia-m700/Config.lb b/src/mainboard/via/epia-m700/Config.lb
index 33006e4963..77ccb6e703 100644
--- a/src/mainboard/via/epia-m700/Config.lb
+++ b/src/mainboard/via/epia-m700/Config.lb
@@ -57,7 +57,7 @@ if CONFIG_USE_DCACHE_RAM
end
end
end
-mainboardinit cpu/via/16bit/entry16.inc
+mainboardinit cpu/x86/16bit/entry16.inc
ldscript /cpu/via/16bit/entry16.lds
mainboardinit northbridge/via/vx800/romstrap.inc