summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2020-12-19 19:35:08 +0530
committerHung-Te Lin <hungte@chromium.org>2020-12-23 03:28:47 +0000
commit65f5932e0cb48ce333e4e0625a7740f8f9ce1ddf (patch)
treefb15bdf1e59361a7469a5cfd0e1035236e65fa16 /src
parent8943183b2c598fea490da4426091fc0ddced6cbb (diff)
downloadcoreboot-65f5932e0cb48ce333e4e0625a7740f8f9ce1ddf.tar.xz
soc/intel/alderlake: Add SPI DMI Destination ID
Port commit 237afda (src/soc/intel/tigerlake: Add SPI DMI Destination ID) into Alderlake. Change-Id: Ia0b465d405ab3c70b7d4094d32c182cab30fe531 Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/48754 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Diffstat (limited to 'src')
-rw-r--r--src/soc/intel/alderlake/include/soc/pcr_ids.h6
-rw-r--r--src/soc/intel/alderlake/spi.c7
2 files changed, 13 insertions, 0 deletions
diff --git a/src/soc/intel/alderlake/include/soc/pcr_ids.h b/src/soc/intel/alderlake/include/soc/pcr_ids.h
index baeb7083d7..e05ecd80b8 100644
--- a/src/soc/intel/alderlake/include/soc/pcr_ids.h
+++ b/src/soc/intel/alderlake/include/soc/pcr_ids.h
@@ -32,4 +32,10 @@
#define PID_ITSS 0xc4
#define PID_SERIALIO 0xcb
+
+/*
+ * SPI - DMI Destination ID
+ */
+#define SPI_DMI_DESTINATION_ID 0x23a8
+
#endif
diff --git a/src/soc/intel/alderlake/spi.c b/src/soc/intel/alderlake/spi.c
index 2940de1c12..b02f2a20fd 100644
--- a/src/soc/intel/alderlake/spi.c
+++ b/src/soc/intel/alderlake/spi.c
@@ -6,8 +6,10 @@
* Chapter number: 7
*/
+#include <intelblocks/fast_spi.h>
#include <intelblocks/spi.h>
#include <soc/pci_devs.h>
+#include <soc/pcr_ids.h>
int spi_soc_devfn_to_bus(unsigned int devfn)
{
@@ -25,3 +27,8 @@ int spi_soc_devfn_to_bus(unsigned int devfn)
}
return -1;
}
+
+uint32_t soc_get_spi_dmi_destination_id(void)
+{
+ return SPI_DMI_DESTINATION_ID;
+}