summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorVincent Lim <vincent.lim@amd.com>2009-05-14 22:11:08 +0000
committerVincent Lim <vincent.lim@amd.com>2009-05-14 22:11:08 +0000
commit9ea1e0c18a44abb17497a30557a61dda25ec2922 (patch)
tree9f8ecee8b6e1699f2c1358a2525d6d418f005f8b /src
parentfed6475f6e245b3b14f92380ee187808a81e1d11 (diff)
downloadcoreboot-9ea1e0c18a44abb17497a30557a61dda25ec2922.tar.xz
Trivia: remove comment
Signed-off-by: Vincent Lim <vincent.lim@amd.com> Acked-by: Vincent Lim <vincent.lim@amd.com> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4287 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/amd/serengeti_cheetah_fam10/Options.lb1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/mainboard/amd/serengeti_cheetah_fam10/Options.lb b/src/mainboard/amd/serengeti_cheetah_fam10/Options.lb
index cc283019d1..8bf43bb656 100644
--- a/src/mainboard/amd/serengeti_cheetah_fam10/Options.lb
+++ b/src/mainboard/amd/serengeti_cheetah_fam10/Options.lb
@@ -184,7 +184,6 @@ default LB_CKS_LOC=123
##
## Build code for SMP support
-## Only worry about 2 micro processors
##
default CONFIG_SMP=1
default CONFIG_MAX_PHYSICAL_CPUS=8