diff options
| author | Elyes HAOUAS <ehaouas@noos.fr> | 2019-06-23 11:10:09 +0200 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2019-09-12 13:15:40 +0000 |
| commit | 680594b50c1d3a71c7f068b0593a6cb6ebe3a911 (patch) | |
| tree | fcdaf16eacc9b8a8ee27eacc279670b09c4055a1 /src | |
| parent | 18a55cdd498dd0801272fa53252babb0cdb3c045 (diff) | |
| download | coreboot-680594b50c1d3a71c7f068b0593a6cb6ebe3a911.tar.xz | |
southbridge: Remove not used #include <elog.h>
Change-Id: Ifa88e3fd824ec57c21de5967e1634c8823fe0fbb
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/33730
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: David Guckian
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src')
| -rw-r--r-- | src/southbridge/intel/bd82x6x/smihandler.c | 1 | ||||
| -rw-r--r-- | src/southbridge/intel/common/pmutil.c | 1 | ||||
| -rw-r--r-- | src/southbridge/intel/fsp_rangeley/lpc.c | 1 | ||||
| -rw-r--r-- | src/southbridge/intel/ibexpeak/smihandler.c | 1 |
4 files changed, 0 insertions, 4 deletions
diff --git a/src/southbridge/intel/bd82x6x/smihandler.c b/src/southbridge/intel/bd82x6x/smihandler.c index 9df7b1c14e..ceac5982a3 100644 --- a/src/southbridge/intel/bd82x6x/smihandler.c +++ b/src/southbridge/intel/bd82x6x/smihandler.c @@ -22,7 +22,6 @@ #include <device/pci_def.h> #include <cpu/x86/smm.h> #include <cpu/intel/em64t101_save_state.h> -#include <elog.h> #include <northbridge/intel/sandybridge/sandybridge.h> #include <southbridge/intel/bd82x6x/me.h> #include <southbridge/intel/common/gpio.h> diff --git a/src/southbridge/intel/common/pmutil.c b/src/southbridge/intel/common/pmutil.c index 16ae3c6557..f7f08c8db1 100644 --- a/src/southbridge/intel/common/pmutil.c +++ b/src/southbridge/intel/common/pmutil.c @@ -19,7 +19,6 @@ #include <cpu/x86/cache.h> #include <device/pci_def.h> #include <cpu/x86/smm.h> -#include <elog.h> #include <southbridge/intel/common/pmbase.h> #include <southbridge/intel/common/gpio.h> diff --git a/src/southbridge/intel/fsp_rangeley/lpc.c b/src/southbridge/intel/fsp_rangeley/lpc.c index 5693bb7e99..be7913c06a 100644 --- a/src/southbridge/intel/fsp_rangeley/lpc.c +++ b/src/southbridge/intel/fsp_rangeley/lpc.c @@ -29,7 +29,6 @@ #include <arch/acpi.h> #include <arch/cpu.h> #include <cpu/x86/smm.h> -#include <elog.h> #include <string.h> #include <cbmem.h> #include <arch/acpigen.h> diff --git a/src/southbridge/intel/ibexpeak/smihandler.c b/src/southbridge/intel/ibexpeak/smihandler.c index a254bd7c47..36688422a6 100644 --- a/src/southbridge/intel/ibexpeak/smihandler.c +++ b/src/southbridge/intel/ibexpeak/smihandler.c @@ -22,7 +22,6 @@ #include <device/pci_def.h> #include <cpu/x86/smm.h> #include <cpu/intel/em64t101_save_state.h> -#include <elog.h> #include <halt.h> #include <pc80/mc146818rtc.h> #include <cpu/intel/model_2065x/model_2065x.h> |