summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorStefan Reinauer <stefan.reinauer@coreboot.org>2016-03-06 01:49:27 -0800
committerMartin Roth <martinroth@google.com>2016-03-09 17:04:21 +0100
commit0819a47d14e8c933dab7089a41625f043778a4c7 (patch)
tree4b65ca9caa0435c700d5808bba79ab9e535636f8 /src
parent5ad9acaba667cd7e53bb654996967427f0afb4ba (diff)
downloadcoreboot-0819a47d14e8c933dab7089a41625f043778a4c7.tar.xz
northbridge/intel/gm45: Use TSC for ramstage timer per default
This is a step towards isolating the timer drivers. Change-Id: I4c9349054be0cf520cd4407be9fb393b664223a4 Signed-off-by: Stefan Reinauer <stefan.reinauer@coreboot.org> Reviewed-on: https://review.coreboot.org/13922 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src')
-rw-r--r--src/northbridge/intel/gm45/Kconfig1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/northbridge/intel/gm45/Kconfig b/src/northbridge/intel/gm45/Kconfig
index 6ee65580b0..d254b9e4da 100644
--- a/src/northbridge/intel/gm45/Kconfig
+++ b/src/northbridge/intel/gm45/Kconfig
@@ -26,6 +26,7 @@ config NORTHBRIDGE_SPECIFIC_OPTIONS # dummy
select VGA
select INTEL_EDID
select INTEL_GMA_ACPI
+ select UDELAY_TSC
config CBFS_SIZE
hex