diff options
| author | Andrea Barberio <barberio@fb.com> | 2019-04-09 19:57:58 -0700 |
|---|---|---|
| committer | David Hendricks <david.hendricks@gmail.com> | 2019-04-10 18:46:56 +0000 |
| commit | 4a5f7ece3ffe76b4b6634e7ea14dabf01624e501 (patch) | |
| tree | 5d16f69279bba9f84841e5172bf17fd322553e41 /src | |
| parent | bcd23b05c16a428ae186199ac70a9f484ac38334 (diff) | |
| download | coreboot-4a5f7ece3ffe76b4b6634e7ea14dabf01624e501.tar.xz | |
mb/ocp/monolake: Add board.fmd
Change-Id: I6095c3b30990b530c5bc4e2c808879252680e1d7
Signed-off-by: Andrea Barberio <barberio@fb.com>
Signed-off-by: David Hendricks <dhendrix@fb.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/32260
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Patrick Rudolph <siro@das-labor.org>
Diffstat (limited to 'src')
| -rw-r--r-- | src/mainboard/ocp/monolake/Kconfig | 4 | ||||
| -rw-r--r-- | src/mainboard/ocp/monolake/board.fmd | 22 |
2 files changed, 26 insertions, 0 deletions
diff --git a/src/mainboard/ocp/monolake/Kconfig b/src/mainboard/ocp/monolake/Kconfig index 76ecb48b39..aff6619b87 100644 --- a/src/mainboard/ocp/monolake/Kconfig +++ b/src/mainboard/ocp/monolake/Kconfig @@ -39,4 +39,8 @@ config FSP_PACKAGE_DEFAULT bool "Configure defaults for the Intel FSP package" default n +config FMDFILE + string + default "src/mainboard/$(CONFIG_MAINBOARD_DIR)/board.fmd" + endif # BOARD_OCP_MONOLAKE diff --git a/src/mainboard/ocp/monolake/board.fmd b/src/mainboard/ocp/monolake/board.fmd new file mode 100644 index 0000000000..d0265e464d --- /dev/null +++ b/src/mainboard/ocp/monolake/board.fmd @@ -0,0 +1,22 @@ +FLASH@0xff000000 0x1000000 { + SI_ALL@0x0 0x800000 { + SI_DESC@0x0 0x1000 + SI_ME@0x1000 0x7ff000 + } + SI_BIOS@0x800000 0x800000 { + FMAP@0x0 0x1000 + RW_MISC@0x1000 0x9000 { + RW_ELOG@0x0 0x4000 + RW_VPD@0x4000 0x2000 + RW_NVRAM@0x6000 0x2000 + } + UNUSED@0xa000 0x4000 { + # This only exists to satisfy tools that + # specifically look for RO_VPD. + RO_VPD@0x0 0x4000 + } + RW_MRC_CACHE@0xE000 0x10000 + CONSOLE@0x1E000 0x10000 + COREBOOT(CBFS)@0x2E000 0x7d2000 + } +} |