summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorMyles Watson <mylesgw@gmail.com>2010-04-27 15:00:18 +0000
committerMyles Watson <mylesgw@gmail.com>2010-04-27 15:00:18 +0000
commit636d9244259a86afd5af64268c5f6ab660d522fa (patch)
treeed3f3eae6b506f810f16bc5693cf1df35b712ac3 /src
parent9ebd65d77f85233983eebcb6ed9e2cde8af2a5f1 (diff)
downloadcoreboot-636d9244259a86afd5af64268c5f6ab660d522fa.tar.xz
Enable the cache before initializing the processor name, like model_10 does.
Signed-off-by: Myles Watson <mylesgw@gmail.com> Acked-by: Stefan Reinauer <stepan@coresystems.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5511 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src')
-rw-r--r--src/cpu/amd/model_fxx/model_fxx_init.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/cpu/amd/model_fxx/model_fxx_init.c b/src/cpu/amd/model_fxx/model_fxx_init.c
index 0c374859e7..20770e7a11 100644
--- a/src/cpu/amd/model_fxx/model_fxx_init.c
+++ b/src/cpu/amd/model_fxx/model_fxx_init.c
@@ -515,11 +515,11 @@ static void model_fxx_init(device_t dev)
msr.lo |= (1 << 0);
wrmsr(HWCR_MSR, msr);
+ enable_cache();
+
/* Set the processor name string */
init_processor_name();
- enable_cache();
-
/* Enable the local cpu apics */
setup_lapic();