summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorPaul Fagerburg <pfagerburg@chromium.org>2019-10-09 10:28:05 -0600
committerShelley Chen <shchen@google.com>2019-10-15 16:15:25 +0000
commitae1e14e438e0e6e4526c044441c1097f4e351793 (patch)
tree4df2a66b107625cc786d1dd090f331d9dd5e0367 /src
parent1425441ce4d32a02e433cab3771f0f9375e314ae (diff)
downloadcoreboot-ae1e14e438e0e6e4526c044441c1097f4e351793.tar.xz
helios: Add TEMP_SENSOR4 to DPTF
Helios adds TEMP_SENSOR4 to the EC ADC2 pin. Add this to the DPTF. BRANCH=None BUG=b:142266102 TEST=`emerge-hatch coreboot` Verify that Helios builds correctly. Change-Id: I3bc19f9b9bd644e134987749ad9a4d875ad8b40a Signed-off-by: Paul Fagerburg <pfagerburg@chromium.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/35920 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Shelley Chen <shchen@google.com>
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/google/hatch/variants/helios/include/variant/acpi/dptf.asl18
1 files changed, 18 insertions, 0 deletions
diff --git a/src/mainboard/google/hatch/variants/helios/include/variant/acpi/dptf.asl b/src/mainboard/google/hatch/variants/helios/include/variant/acpi/dptf.asl
index e3159c8d59..0013f2945d 100644
--- a/src/mainboard/google/hatch/variants/helios/include/variant/acpi/dptf.asl
+++ b/src/mainboard/google/hatch/variants/helios/include/variant/acpi/dptf.asl
@@ -54,6 +54,17 @@
#define DPTF_TSR2_ACTIVE_AC4 40
#define DPTF_TSR2_ACTIVE_AC5 38
+#define DPTF_TSR3_SENSOR_ID 3
+#define DPTF_TSR3_SENSOR_NAME "CPU"
+#define DPTF_TSR3_PASSIVE 85
+#define DPTF_TSR3_CRITICAL 100
+#define DPTF_TSR3_ACTIVE_AC0 0
+#define DPTF_TSR3_ACTIVE_AC1 0
+#define DPTF_TSR3_ACTIVE_AC2 0
+#define DPTF_TSR3_ACTIVE_AC3 0
+#define DPTF_TSR3_ACTIVE_AC4 0
+#define DPTF_TSR3_ACTIVE_AC5 0
+
#define DPTF_ENABLE_CHARGER
#define DPTF_ENABLE_FAN_CONTROL
@@ -107,6 +118,10 @@ Name (DART, Package () {
Package () {
\_SB.DPTF.TFN1, \_SB.DPTF.TSR2, 100, 90, 69, 56, 46, 36, 30, 0,
0, 0, 0
+ },
+ Package () {
+ \_SB.DPTF.TFN1, \_SB.DPTF.TSR3, 100, 90, 69, 56, 46, 36, 30, 0,
+ 0, 0, 0
}
})
@@ -122,6 +137,9 @@ Name (DTRT, Package () {
/* CPU Throttle Effect on TSR2 */
Package () { \_SB.PCI0.TCPU, \_SB.DPTF.TSR2, 100, 60, 0, 0, 0, 0 },
+
+ /* CPU Throttle Effect on TSR3 */
+ Package () { \_SB.PCI0.TCPU, \_SB.DPTF.TSR3, 100, 60, 0, 0, 0, 0 },
})
Name (MPPC, Package ()