summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorKane Chen <kane.chen@intel.com>2018-01-22 16:24:10 +0800
committerAaron Durbin <adurbin@chromium.org>2018-01-25 16:12:17 +0000
commitcb8123ae487e80cd1f8d285d3833a1f96db9943c (patch)
treee3f043c1b7add50369bf92eb4006c50e8e12bf75 /src
parentc96a4f6b6b83243da9fa856e369c18a8cc04c064 (diff)
downloadcoreboot-cb8123ae487e80cd1f8d285d3833a1f96db9943c.tar.xz
mb/google/poppy/variants/nami: Disable SATA
This change disables SATA controller in order to make SATA IP enter low power status. BUG=b:72332817 TEST=cat /sys/kernel/debug/pmc_core/pch_ip_power_gating_status and verify SATA IP enters low power state Change-Id: I72a98bc3d0b47aebc0d7be534f4a7503084b257f Signed-off-by: Kane Chen <kane.chen@intel.com> Reviewed-on: https://review.coreboot.org/23354 Reviewed-by: Furquan Shaikh <furquan@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/google/poppy/variants/nami/devicetree.cb8
1 files changed, 3 insertions, 5 deletions
diff --git a/src/mainboard/google/poppy/variants/nami/devicetree.cb b/src/mainboard/google/poppy/variants/nami/devicetree.cb
index 3db379b8c3..348f7de3d0 100644
--- a/src/mainboard/google/poppy/variants/nami/devicetree.cb
+++ b/src/mainboard/google/poppy/variants/nami/devicetree.cb
@@ -27,11 +27,9 @@ chip soc/intel/skylake
# FSP Configuration
register "ProbelessTrace" = "0"
register "EnableLan" = "0"
- register "EnableSata" = "1"
- register "SataSalpSupport" = "1"
+ register "EnableSata" = "0"
+ register "SataSalpSupport" = "0"
register "SataMode" = "0"
- register "SataPortsEnable[1]" = "1"
- register "SataPortsDevSlp[1]" = "1"
register "EnableAzalia" = "1"
register "DspEnable" = "1"
register "IoBufferOwnership" = "3"
@@ -284,7 +282,7 @@ chip soc/intel/skylake
device pci 16.2 off end # Management Engine IDE-R
device pci 16.3 off end # Management Engine KT Redirection
device pci 16.4 off end # Management Engine Interface 3
- device pci 17.0 on end # SATA
+ device pci 17.0 off end # SATA
device pci 19.0 on end # UART #2
device pci 19.1 off end # I2C #5
device pci 19.2 off end # I2C #4