diff options
author | Marc Jones <marc.jones@scarletltd.com> | 2018-04-25 16:43:18 -0600 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2018-04-27 09:13:31 +0000 |
commit | 4c887eaebae579ccf3cd95abd976911b4a238ce6 (patch) | |
tree | d353188750844963b85ca022c659b4b78f8f15d6 /toolchain.inc | |
parent | 99fe7d243df0a234a96ae7b0febd827d773ab33a (diff) | |
download | coreboot-4c887eaebae579ccf3cd95abd976911b4a238ce6.tar.xz |
soc/amd/stoneyridge: Enable CMOS VBNV backup to flash
Now that we have SPI flash writes working, we can support
VBOOT_VBNV_CMOS_BACKUP_TO_FLASH. This requires the mainboard to reserve
the area in FMAP.
BUG=b:77347873
TEST=Manually clear CMOS and check coreboot restores VBNV from flash.
Change-Id: I488dbfc4c200f5100374d47feb0a0522e6a60e88
Signed-off-by: Marc Jones <marc.jones@scarletltd.com>
Reviewed-on: https://review.coreboot.org/25842
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Martin Roth <martinroth@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'toolchain.inc')
0 files changed, 0 insertions, 0 deletions