summaryrefslogtreecommitdiff
path: root/util/autoport/sandybridge.go
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2019-02-10 19:52:51 +0100
committerFelix Held <felix-coreboot@felixheld.de>2019-03-13 09:48:40 +0000
commit8296fdd979023236a95c577a90f993250e0dcbb4 (patch)
tree37cf3027b3bdec455d0c3c2956879d50ae89b1bc /util/autoport/sandybridge.go
parent11949990a8afa8b2dc7cb432d6611c01d96e49d5 (diff)
downloadcoreboot-8296fdd979023236a95c577a90f993250e0dcbb4.tar.xz
util/autoport: Separate NB and SB PCIe port IDs
The root port IDs on bd82x6x.go were for both the PCH and the CPU PCIe root ports. Put the latter on sandybridge.go instead, and add missing IDs. Change-Id: I04b5220c460f1930accd64b63c11f512581f2c6c Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/30962 Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'util/autoport/sandybridge.go')
-rw-r--r--util/autoport/sandybridge.go8
1 files changed, 8 insertions, 0 deletions
diff --git a/util/autoport/sandybridge.go b/util/autoport/sandybridge.go
index 4c3bbe87b1..ff78809312 100644
--- a/util/autoport/sandybridge.go
+++ b/util/autoport/sandybridge.go
@@ -139,4 +139,12 @@ func init() {
} {
RegisterPCI(0x8086, id, GenericVGA{GenericPCI{Comment: "VGA controller"}})
}
+
+ /* PCIe bridge */
+ for _, id := range []uint16{
+ 0x0101, 0x0105, 0x0109, 0x010d,
+ 0x0151, 0x0155, 0x0159, 0x015d,
+ } {
+ RegisterPCI(0x8086, id, GenericPCI{})
+ }
}