diff options
author | Aaron Durbin <adurbin@chromium.org> | 2015-08-04 21:04:02 -0500 |
---|---|---|
committer | Aaron Durbin <adurbin@chromium.org> | 2015-08-14 15:16:51 +0200 |
commit | 6fd5bd20d389a85c360d473bd60e73441b71c306 (patch) | |
tree | e65206e7deb1079c8bcf5d833e170aaba289cc34 /util/autoport/sandybridge.go | |
parent | 04a066661df161426ab58964ac9e0c84e33e98d1 (diff) | |
download | coreboot-6fd5bd20d389a85c360d473bd60e73441b71c306.tar.xz |
skylake: clear write-1-to-clear fields in power regs
Explicitly clear all write-1-to-clear fields in the
appropriate power state registers. That way stale
state isn't left around from boot to boot. The
MMIO PMC registers are always added such that the
resource can be accessed from reg_script. It doesn't
hurt to add the resource, and it's actually more
informative by attaching the actual resources
owned by the device.
BUG=chrome-os-partner:43625
BRANCH=None
TEST=Built and boot glados. Did global reset. Noticed bits
set. Did normal reset and saw those same bits no longer set.
Original-Change-Id: Idd412bd6bf2c6c57b46c74f9411bdf8413ddd83e
Original-Signed-off-by: Aaron Durbin <adurbin@chromium.org>
Original-Reviewed-on: https://chromium-review.googlesource.com/290339
Change-Id: Ibef1aefedf6ba006f17f9f94998a10b39cc6bfec
Signed-off-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-on: http://review.coreboot.org/11186
Tested-by: build bot (Jenkins)
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'util/autoport/sandybridge.go')
0 files changed, 0 insertions, 0 deletions