summaryrefslogtreecommitdiff
path: root/util/crossgcc/sum/binutils-2.28.tar.bz2.cksum
diff options
context:
space:
mode:
authorIru Cai <mytbk920423@gmail.com>2016-10-29 23:37:42 +0800
committerMartin Roth <martinroth@google.com>2017-03-05 18:35:18 +0100
commit03353de80b2c0604e778d81e9010af787a183ab3 (patch)
tree4621200302fe71537d6f1a07dd98c439bf783fd0 /util/crossgcc/sum/binutils-2.28.tar.bz2.cksum
parent0da186c3ffb1d9aa7433a5d0d5263aba7a25ad60 (diff)
downloadcoreboot-03353de80b2c0604e778d81e9010af787a183ab3.tar.xz
buildgcc: Update GCC, Binutils, GMP, MPFR, GDB, IASL and LLVM
- GCC gets updated from 5.2.0 to 6.3.0: gcc-6.3.0_riscv.patch is a diff between 5fcb8c4 and 173684b in riscv-gcc, and it needs gcc-6.3.0_memmodel.patch. - Binutils goes from 2.26.1 to 2.28: There is a build error for MIPS gold so I add patch for it. - GMP gets a bump from 6.1.0 to 6.1.2 - MPFR is updated from 3.1.4 to 3.1.5 - GDB is upgraded from 6.1.1 to 6.1.2 - IASL is changed from 20160831 to 20161222 - LLVM is changed from 3.8.0 to 3.9.1 Change-Id: I20fea838d798c430d8c4d2cc6b07614d967c60c5 Signed-off-by: Iru Cai <mytbk920423@gmail.com> Signed-off-by: Martin Roth <martinroth@google.com> Reviewed-on: https://review.coreboot.org/17189 Tested-by: build bot (Jenkins)
Diffstat (limited to 'util/crossgcc/sum/binutils-2.28.tar.bz2.cksum')
-rw-r--r--util/crossgcc/sum/binutils-2.28.tar.bz2.cksum1
1 files changed, 1 insertions, 0 deletions
diff --git a/util/crossgcc/sum/binutils-2.28.tar.bz2.cksum b/util/crossgcc/sum/binutils-2.28.tar.bz2.cksum
new file mode 100644
index 0000000000..5acbd6f3de
--- /dev/null
+++ b/util/crossgcc/sum/binutils-2.28.tar.bz2.cksum
@@ -0,0 +1 @@
+f8b033731f6baa437d429c60e2623570f1ef9d6b tarballs/binutils-2.28.tar.bz2