summaryrefslogtreecommitdiff
path: root/util/crossgcc
diff options
context:
space:
mode:
authorUsha P <usha.p@intel.com>2020-10-15 11:25:08 +0530
committerPatrick Georgi <pgeorgi@google.com>2020-11-02 10:39:27 +0000
commit412679d892f1b5d37f0166b5024dc9cd90295e33 (patch)
treedfd3db43888f9b9da6fc35e7a56999beca45d786 /util/crossgcc
parent5abf0402651b06bf2a5670ba7b4832c68b4d95b8 (diff)
downloadcoreboot-412679d892f1b5d37f0166b5024dc9cd90295e33.tar.xz
util/ifdtool: Enable CPU read of the ME region
We are implementing a mechanism in coreboot to update CSME firmware, this requires coreboot to be able to read CSME region. Exposing the CSME data is not an issue since the data stored by CSE is all encrypted. This patch provides a command line option "-r" which will enable read access to CSME region when locking. Without this change, locking SPI regions using ifdtool will block BIOS access to read/access CSME. This will cause failure since BIOS can't read basic information such as CSME version. TEST=Flashrom returns success while erasing the SI_ME region. After rebooting the DUT, DUT boots into OS without any issues on Drawlat EVT. Signed-off-by: Usha P <usha.p@intel.com> Change-Id: I1d9a8e17fba19b717453476fbcb7bcf95b278abe Reviewed-on: https://review.coreboot.org/c/coreboot/+/46441 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Rizwan Qureshi <rizwan.qureshi@intel.com> Reviewed-by: Maulik V Vaghela <maulik.v.vaghela@intel.com> Reviewed-by: Subrata Banik <subrata.banik@intel.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'util/crossgcc')
0 files changed, 0 insertions, 0 deletions