summaryrefslogtreecommitdiff
path: root/util/flashrom/flash.h
diff options
context:
space:
mode:
authorStefan Reinauer <stepan@coresystems.de>2008-06-27 16:28:34 +0000
committerStefan Reinauer <stepan@openbios.org>2008-06-27 16:28:34 +0000
commita1dd9142c67a6651a1ea7884aa11ba41b597a1bf (patch)
tree1a3608d02b65ab205d5d23ef50b66aaf47cafc16 /util/flashrom/flash.h
parent20e0599e69785d8aefc97a09cc06468298f241d6 (diff)
downloadcoreboot-a1dd9142c67a6651a1ea7884aa11ba41b597a1bf.tar.xz
* ICH7 SPI support
* fix some variable names in ichspi.c (Offset -> offset) * Dump ICH7 SPI bar with -V * Improve error message in case IOPL goes wrong. (It might not even be an IOPL) Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@3393 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'util/flashrom/flash.h')
-rw-r--r--util/flashrom/flash.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/util/flashrom/flash.h b/util/flashrom/flash.h
index 35d3d8f1b4..9847fd3dfd 100644
--- a/util/flashrom/flash.h
+++ b/util/flashrom/flash.h
@@ -370,6 +370,7 @@ void print_supported_boards(void);
/* chipset_enable.c */
int chipset_flash_enable(void);
void print_supported_chipsets(void);
+extern int ich7_detected;
extern int ich9_detected;
extern void *ich_spibar;