diff options
| author | Idwer Vollering <vidwer@gmail.com> | 2010-12-17 22:34:58 +0000 |
|---|---|---|
| committer | Uwe Hermann <uwe@hermann-uwe.de> | 2010-12-17 22:34:58 +0000 |
| commit | 312fc96874ff2b3fd1a839b72dd10edb1b8937b8 (patch) | |
| tree | a73f2971e0d8dbf9927f3ab5e933acfc0a5a3d30 /util/inteltool/gpio.c | |
| parent | 397ff6815f48182e9f05372aefcad55950d2dc36 (diff) | |
| download | coreboot-312fc96874ff2b3fd1a839b72dd10edb1b8937b8.tar.xz | |
inteltool: Model 0xf2x, ICH5, i865 support.
Add support for dumping the MSRs on model_f2x and dumping GPIOs and PM
registers on ICH5. Add ICH5 and i865 to the supported chips list.
Enable the dumping of BAR6 on i865.
Sample output:
Disabling memory access:
$ sudo setpci -s 6.0 0x04.b=0x0
$ sudo ./inteltool -m | head -n 9
Intel CPU: Processor Type: 0, Family f, Model 2, Stepping 7
Intel Northbridge: 8086:2570 (i865)
Intel Southbridge: 8086:24d0 (ICH5)
============= MCHBAR ============
Access to BAR6 is currently disabled, attempting to enable.
Enabled successfully.
BAR6 = 0xfecf0000 (MEM)
Signed-off-by: Idwer Vollering <vidwer@gmail.com>
Acked-by: Joseph Smith <joe@settoplinux.org>
Acked-by: Peter Stuge <peter@stuge.se>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@6197 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'util/inteltool/gpio.c')
| -rw-r--r-- | util/inteltool/gpio.c | 22 |
1 files changed, 21 insertions, 1 deletions
diff --git a/util/inteltool/gpio.c b/util/inteltool/gpio.c index 9bb23c9c07..6b56ec43a1 100644 --- a/util/inteltool/gpio.c +++ b/util/inteltool/gpio.c @@ -77,6 +77,22 @@ static const io_register_t ich4_gpio_registers[] = { { 0x3C, 4, "RESERVED" } }; +static const io_register_t ich5_gpio_registers[] = { + { 0x00, 4, "GPIO_USE_SEL" }, + { 0x04, 4, "GP_IO_SEL" }, + { 0x08, 4, "RESERVED" }, + { 0x0c, 4, "GP_LVL" }, + { 0x10, 4, "RESERVED" }, + { 0x14, 4, "GPO_TTL"}, + { 0x18, 4, "GPO_BLINK"}, + { 0x1c, 4, "RESERVED" }, + { 0x20, 4, "RESERVED" }, + { 0x2c, 4, "GPI_INV" }, + { 0x30, 4, "GPIO_USE_SEL2" }, + { 0x34, 4, "GP_IO_SEL2" }, + { 0x38, 4, "GP_LVL2" }, +}; + static const io_register_t ich6_gpio_registers[] = { { 0x00, 4, "GPIO_USE_SEL" }, { 0x08, 4, "RESERVED" }, @@ -231,6 +247,11 @@ int print_gpios(struct pci_dev *sb) gpio_registers = ich6_gpio_registers; size = ARRAY_SIZE(ich6_gpio_registers); break; + case PCI_DEVICE_ID_INTEL_ICH5: + gpiobase = pci_read_word(sb, 0x58) & 0xfffc; + gpio_registers = ich5_gpio_registers; + size = ARRAY_SIZE(ich5_gpio_registers); + break; case PCI_DEVICE_ID_INTEL_ICH4: case PCI_DEVICE_ID_INTEL_ICH4M: gpiobase = pci_read_word(sb, 0x58) & 0xfffc; @@ -286,4 +307,3 @@ int print_gpios(struct pci_dev *sb) return 0; } - |