summaryrefslogtreecommitdiff
path: root/util/inteltool/memory.c
diff options
context:
space:
mode:
authorRuud Schramp <schramp@holmes.nl>2011-04-04 07:53:19 +0200
committerPatrick Georgi <patrick@georgi-clan.de>2011-09-12 16:41:20 +0200
commitbb41f502444b2d0295809cc882b829d768962990 (patch)
tree10765a677c9e08f85d5a3967647530ed0c38fb0b /util/inteltool/memory.c
parent4e22a3bc58e1b911387947b2e0e7a73176dd2d83 (diff)
downloadcoreboot-bb41f502444b2d0295809cc882b829d768962990.tar.xz
inteltool: added more device IDs
Change-Id: I6f2272ae4071025e671638e83bade6a96aac658b Signed-off-by: Ruud Schramp <schramp@holmes.nl> Signed-off-by: Patrick Georgi <patrick@georgi-clan.de> Reviewed-on: http://review.coreboot.org/185 Tested-by: build bot (Jenkins)
Diffstat (limited to 'util/inteltool/memory.c')
-rw-r--r--util/inteltool/memory.c2
1 files changed, 2 insertions, 0 deletions
diff --git a/util/inteltool/memory.c b/util/inteltool/memory.c
index 256204c563..9230419d53 100644
--- a/util/inteltool/memory.c
+++ b/util/inteltool/memory.c
@@ -109,6 +109,8 @@ int print_mchbar(struct pci_dev *nb, struct pci_access *pacc)
printf("This northbridge does not have MCHBAR.\n");
return 1;
case PCI_DEVICE_ID_INTEL_GS45:
+ case PCI_DEVICE_ID_INTEL_X44:
+ case PCI_DEVICE_ID_INTEL_32X0:
mchbar_phys = pci_read_long(nb, 0x48) & 0xfffffffe;
mchbar_phys |= ((uint64_t)pci_read_long(nb, 0x4c)) << 32;
break;