summaryrefslogtreecommitdiff
path: root/util/romcc/Makefile
diff options
context:
space:
mode:
authorEric Biederman <ebiederm@xmission.com>2003-06-17 08:42:17 +0000
committerEric Biederman <ebiederm@xmission.com>2003-06-17 08:42:17 +0000
commit8d9c123812492a80a43112c8dd217fcfb3cee2c5 (patch)
tree0bc841279e289f958d85cc8f2873b42770ecbce1 /util/romcc/Makefile
parentf96a810f11681ba436b446e9451e02cffcd525f5 (diff)
downloadcoreboot-8d9c123812492a80a43112c8dd217fcfb3cee2c5.tar.xz
- Minor mod to reset16.inc to work with newer binutils hopefully this works with older ones...
- Update apic.h to include the APIC_TASK_PRI register definition - Update mptable.c to have a reasonable board OEM and productid - Additional testfiles for romcc. - Split out auto.c and early failover.c moving their generic bits elsewere - Enable cache of the rom - Fixes to amd8111_lpc.c so that we successfully setup virtual wire mode on the ioapic git-svn-id: svn://svn.coreboot.org/coreboot/trunk@880 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'util/romcc/Makefile')
-rw-r--r--util/romcc/Makefile1
1 files changed, 1 insertions, 0 deletions
diff --git a/util/romcc/Makefile b/util/romcc/Makefile
index 9909b87d5a..be2d031055 100644
--- a/util/romcc/Makefile
+++ b/util/romcc/Makefile
@@ -50,6 +50,7 @@ TESTS=\
simple_test29.c \
simple_test30.c \
simple_test31.c \
+ simple_test32.c \
raminit_test.c \
raminit_test2.c \
raminit_test3.c \