diff options
| author | Eric Biederman <ebiederm@xmission.com> | 2003-10-11 06:20:25 +0000 |
|---|---|---|
| committer | Eric Biederman <ebiederm@xmission.com> | 2003-10-11 06:20:25 +0000 |
| commit | 83b991afff40e12a8b6756af06a472842edb1a66 (patch) | |
| tree | a441ff0d88afcb0a07cf22dc3653db3e07a05c98 /util/romcc/results/linux_test5.out | |
| parent | 080038bfbd8fdf08bac12476a3789495e6f705ca (diff) | |
| download | coreboot-83b991afff40e12a8b6756af06a472842edb1a66.tar.xz | |
- O2, enums, and switch statements work in romcc
- Support for compiling romcc on non x86 platforms
- new romc options -msse and -mmmx for specifying extra registers to use
- Bug fixes to device the device disable/enable framework and an amd8111 implementation
- Move the link specification to the chip specification instead of the path
- Allow specifying devices with internal bridges.
- Initial via epia support
- Opteron errata fixes
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1200 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'util/romcc/results/linux_test5.out')
| -rw-r--r-- | util/romcc/results/linux_test5.out | 34 |
1 files changed, 34 insertions, 0 deletions
diff --git a/util/romcc/results/linux_test5.out b/util/romcc/results/linux_test5.out new file mode 100644 index 0000000000..0c94914228 --- /dev/null +++ b/util/romcc/results/linux_test5.out @@ -0,0 +1,34 @@ +min_cycle_time: 75 min_latency: 02 +A +B +C +C +D +E +device: 00 new_cycle_time: 75 new_latency: 02 +G +C +D +E +G +H +device: 00 new_cycle_time: 75 new_latency: 02 +I +device: 00 min_cycle_time: 75 min_latency: 02 +A +B +C +C +D +E +device: 01 new_cycle_time: 75 new_latency: 02 +G +C +D +E +G +H +device: 01 new_cycle_time: 75 new_latency: 02 +I +device: 01 min_cycle_time: 75 min_latency: 02 +min_cycle_time: 75 min_latency: 02 |