summaryrefslogtreecommitdiff
path: root/util/spd_tools/intel/ddr4/global_ddr4_mem_parts.json.txt
diff options
context:
space:
mode:
authorNick Vaccaro <nvaccaro@google.com>2020-08-12 17:02:49 -0700
committerFurquan Shaikh <furquan@google.com>2020-08-25 16:48:02 +0000
commit90aeb4d1b5154c7978414f11b3b37cc9b4782b29 (patch)
tree4aa8afa3f257e5f418eee7d46bb291481cc2ec71 /util/spd_tools/intel/ddr4/global_ddr4_mem_parts.json.txt
parentc9689e0591e053efefa268680cd3aeb80451001e (diff)
downloadcoreboot-90aeb4d1b5154c7978414f11b3b37cc9b4782b29.tar.xz
util: Add spd_tools to generate DDR4 SPDs for TGL boards
Serial Presence Detect (SPD) data for memory modules is used by Memory Reference Code (MRC) for training the memory. This SPD data is typically obtained from part vendors but has to be massaged to format it correctly as per JEDEC and MRC expectations. There have been numerous times in the past where the SPD data used is not always correct. In order to reduce the manual effort of creating SPDs and generating DRAM IDs, this change adds tools for generating SPD files for DDR4 memory used in memory down configurations on Intel Tiger Lake (TGL) based platforms. These tools generate SPDs following JESD79-4C and Jedec "4.1.2.L-5 R29 v103" specification. Two tools are provided: * gen_spd.go: Generates de-duplicated SPD files using a global memory part list provided by the mainboard in JSON format. Additionally, generates a SPD manifest file (in CSV format) with information about what memory part from the global list uses which of the generated SPD files. * gen_part_id.go: Allocates DRAM strap IDs for different DDR4 memory parts used by the board. Takes as input list of memory parts used by the board (with one memory part on each line) and the SPD manifest file generated by gen_spd.go. Generates Makefile.inc for integrating the generated SPD files in the coreboot build. BUG=b:160157545 Change-Id: I263f936b332520753a6791c8d892fc148cb6f103 Signed-off-by: Nick Vaccaro <nvaccaro@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/44429 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Rob Barnes <robbarnes@google.com> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'util/spd_tools/intel/ddr4/global_ddr4_mem_parts.json.txt')
-rw-r--r--util/spd_tools/intel/ddr4/global_ddr4_mem_parts.json.txt37
1 files changed, 37 insertions, 0 deletions
diff --git a/util/spd_tools/intel/ddr4/global_ddr4_mem_parts.json.txt b/util/spd_tools/intel/ddr4/global_ddr4_mem_parts.json.txt
new file mode 100644
index 0000000000..4e9c7c8e95
--- /dev/null
+++ b/util/spd_tools/intel/ddr4/global_ddr4_mem_parts.json.txt
@@ -0,0 +1,37 @@
+{
+ "parts": [
+ {
+ "name": "H5AN8G6NDJR-XNC",
+ "attribs": {
+ "speedMTps": 3200,
+ "CL_nRCD_nRP": 22,
+ "capacityPerDieGb": 8,
+ "diesPerPackage": 1,
+ "deviceBusWidth": 16,
+ "ranksPerPackage": 1
+ }
+ },
+ {
+ "name": "MT40A512M16TB-062E:J",
+ "attribs": {
+ "speedMTps": 3200,
+ "CL_nRCD_nRP": 22,
+ "capacityPerDieGb": 8,
+ "diesPerPackage": 1,
+ "deviceBusWidth": 16,
+ "ranksPerPackage": 1
+ }
+ },
+ {
+ "name": "H5ANAG6NCMR-XNC",
+ "attribs": {
+ "speedMTps": 3200,
+ "CL_nRCD_nRP": 22,
+ "capacityPerDieGb": 8,
+ "diesPerPackage": 2,
+ "deviceBusWidth": 16,
+ "ranksPerPackage": 1
+ }
+ }
+ ]
+}