diff options
| author | Felix Held <felix.held@amd.corp-partner.google.com> | 2020-04-04 02:48:03 +0200 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2020-05-01 06:28:40 +0000 |
| commit | d149f1db69c9ddde793889931ce8fef931d13cd8 (patch) | |
| tree | 5918951f3b8d9653904523045ed86dababb80558 /util/spdtool | |
| parent | 30322785c446a20bce98e0591eb8fcf0023dcb53 (diff) | |
| download | coreboot-d149f1db69c9ddde793889931ce8fef931d13cd8.tar.xz | |
soc/amd/picasso: Enable cache in bootblock
Unlike prior AMD devices, picasso cannot rely on the cache-as-RAM
setup code to properly enable MTRRs. Add that capability to the
bootblock_c_entry() function. In addition, enable an MTRR to cache
(WP) the flash boot device and another for WB of the non-XIP bootblock
running in DRAM.
BUG=b:147042464
TEST=Boot trembyle to payload and make sure bootblock isn't abnormally
slow.
Change-Id: I5615ff60ca196e622a939b46276a4a0940076ebe
Signed-off-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/38691
Reviewed-by: Furquan Shaikh <furquan@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'util/spdtool')
0 files changed, 0 insertions, 0 deletions