summaryrefslogtreecommitdiff
path: root/util/superiotool/smsc.c
diff options
context:
space:
mode:
authorStefan Reinauer <stepan@coresystems.de>2008-07-19 14:07:35 +0000
committerStefan Reinauer <stepan@openbios.org>2008-07-19 14:07:35 +0000
commita12eb6a7e5154047cee12f9a7e70bf7947cfadaa (patch)
treeb8d6f0927904f490b8737b9ae176022df11adae1 /util/superiotool/smsc.c
parent941aaee885b27e5e897c056ea804e3d1e221a788 (diff)
downloadcoreboot-a12eb6a7e5154047cee12f9a7e70bf7947cfadaa.tar.xz
add support for 2 new SMSC superio chips. Information is a bit ambiguous
and scattered within the datasheets. (trivial patch) Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Acked-by: Stefan Reinauer <stepan@coresystems.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@3428 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'util/superiotool/smsc.c')
-rw-r--r--util/superiotool/smsc.c72
1 files changed, 72 insertions, 0 deletions
diff --git a/util/superiotool/smsc.c b/util/superiotool/smsc.c
index 26e1a3e40e..000c05d419 100644
--- a/util/superiotool/smsc.c
+++ b/util/superiotool/smsc.c
@@ -32,8 +32,80 @@ static const struct superio_registers reg_table[] = {
/* FIXME: There's another 0x03 but found on port 0x0d/0x0e! */
{EOT}}},
{0x0a, "FDC37N971", {
+ {NOLDN, NULL,
+ {0x02,0x07,0x20,0x21,0x22,0x23,0x24,0x25,0x26,0x27,
+ 0x28,0x29,0x2a,0x2b,0x2c,0x2d,0x2e,0x2f,EOT},
+ {0x00,0x00,0x0a,0x00,0x00,0x00,0x04,0x04,NANA,NANA,
+ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,EOT}},
+ {0x0, "Floppy",
+ {0x30,0x60,0x61,0x70,0x74,0xf0,0xf1,0xf2,0xf3,0xf4,
+ 0xf5,EOT},
+ {0x00,0x03,0xf0,0x06,0x02,0x0e,0x00,0xff,RSVD,0x00,
+ 0x00,EOT}},
+ {0x1, "Power Management (PM1)",
+ {0x30,0x60,0x61,EOT},
+ {0x00,0x00,0x00,EOT}},
+ {0x3, "Parallel port",
+ {0x30,0x60,0x61,0x70,0x74,0xf0,0xf1,EOT},
+ {0x00,0x00,0x00,0x00,0x04,0x3c,0x00,EOT}},
+ {0x4, "COM1",
+ {0x30,0x60,0x61,0x70,0xf0,EOT},
+ {0x00,0x00,0x00,0x00,0x00,EOT}},
+ {0x5, "COM2",
+ {0x30,0x60,0x61,0x62,0x63,0x70,0x74,0xf0,0xf1,
+ 0xf2,0xf7,0xf8,EOT},
+ {0x00,0x00,0x00,0x00,0x00,0x00,0x04,0x00,0x02,
+ 0x03,0x00,0x00,EOT}},
+ {0x6, "Real-time clock (RTC)",
+ {0x30,0x60,0x61,0x62,0x63,0x70,0xf0,0xf1,EOT},
+ {0x00,0x00,0x70,0x00,0x74,0x00,0x00,NANA,EOT}},
+ {0x7, "Keyboard",
+ {0x30,0x60,0x61,0x70,0x72,0xf0,EOT},
+ {0x00,0x00,0x00,0x00,0x00,0x00,EOT}},
+ {0x8, "Embedded Controller (EC)",
+ {0x30,0x60,0x61,EOT},
+ {0x00,0x00,0x62,EOT}},
+ {0x9, "Mailbox",
+ {0x30,0x60,0x61,EOT},
+ {0x00,0x00,0x00,EOT}},
{EOT}}},
{0x0b, "FDC37N972", {
+ {NOLDN, NULL,
+ {0x02,0x07,0x20,0x21,0x22,0x23,0x24,0x25,0x26,0x27,
+ 0x28,0x29,0x2a,0x2b,0x2c,0x2d,0x2e,0x2f,EOT},
+ {0x00,0x00,0x0b,0x00,0x00,0x00,0x04,0x04,NANA,NANA,
+ 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,EOT}},
+ {0x0, "Floppy",
+ {0x30,0x60,0x61,0x70,0x74,0xf0,0xf1,0xf2,0xf3,0xf4,
+ 0xf5,EOT},
+ {0x00,0x03,0xf0,0x06,0x02,0x0e,0x00,0xff,RSVD,0x00,
+ 0x00,EOT}},
+ {0x1, "Power Management (PM1)",
+ {0x30,0x60,0x61,EOT},
+ {0x00,0x00,0x00,EOT}},
+ {0x3, "Parallel port",
+ {0x30,0x60,0x61,0x70,0x74,0xf0,0xf1,EOT},
+ {0x00,0x00,0x00,0x00,0x04,0x3c,0x00,EOT}},
+ {0x4, "COM1",
+ {0x30,0x60,0x61,0x70,0xf0,EOT},
+ {0x00,0x00,0x00,0x00,0x00,EOT}},
+ {0x5, "COM2",
+ {0x30,0x60,0x61,0x62,0x63,0x70,0x74,0xf0,0xf1,
+ 0xf2,0xf7,0xf8,EOT},
+ {0x00,0x00,0x00,0x00,0x00,0x00,0x04,0x00,0x02,
+ 0x03,0x00,0x00,EOT}},
+ {0x6, "Real-time clock (RTC)",
+ {0x30,0x60,0x61,0x62,0x63,0x70,0xf0,0xf1,EOT},
+ {0x00,0x00,0x70,0x00,0x74,0x00,0x00,NANA,EOT}},
+ {0x7, "Keyboard",
+ {0x30,0x60,0x61,0x70,0x72,0xf0,EOT},
+ {0x00,0x00,0x00,0x00,0x00,0x00,EOT}},
+ {0x8, "Embedded Controller (EC)",
+ {0x30,0x60,0x61,EOT},
+ {0x00,0x00,0x62,EOT}},
+ {0x9, "Mailbox",
+ {0x30,0x60,0x61,EOT},
+ {0x00,0x00,0x00,EOT}},
{EOT}}},
{0x0e, "LPC47N252", { /* From sensors-detect */
{EOT}}},