summaryrefslogtreecommitdiff
path: root/util/x86
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2019-05-18 06:57:07 +0200
committerPatrick Georgi <pgeorgi@google.com>2019-05-20 14:45:35 +0000
commitbd96a8430046601dfa2ffbd31636dfd49a41e2ca (patch)
tree1a61b6d360ac983e3e1d8ef916b2a5d6f10c2598 /util/x86
parentcc8665eacc389318191aa6fe1b04b29580cc84ae (diff)
downloadcoreboot-bd96a8430046601dfa2ffbd31636dfd49a41e2ca.tar.xz
util: Fix typo on plural form of index
Change-Id: Idc165f8eafacf3130a29b701bc3610c1a67f69d5 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32855 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Jacob Garber <jgarber1@ualberta.ca>
Diffstat (limited to 'util/x86')
-rw-r--r--util/x86/x86_page_tables.go8
1 files changed, 4 insertions, 4 deletions
diff --git a/util/x86/x86_page_tables.go b/util/x86/x86_page_tables.go
index 2dc0ed36ff..e477b54c5e 100644
--- a/util/x86/x86_page_tables.go
+++ b/util/x86/x86_page_tables.go
@@ -223,7 +223,7 @@ func (cw *cWriter) WritePageEntry(data interface{}) error {
return nil
}
-// This map represents what the IA32_PAT MSR should be at runtime. The indicies
+// This map represents what the IA32_PAT MSR should be at runtime. The indices
// are what the linux kernel uses. Reserved entries are not used.
// 0 WB : _PAGE_CACHE_MODE_WB
// 1 WC : _PAGE_CACHE_MODE_WC
@@ -523,11 +523,11 @@ func newAddrSpace(mergeFunc addrRangeMerge, metatdataBaseAddr uint64) *addressSp
return as
}
-func (as *addressSpace) deleteEntries(indicies []int) {
+func (as *addressSpace) deleteEntries(indices []int) {
// deletions need to be processed in reverse order so as not
// delete the wrong entries
- sort.Sort(sort.Reverse(sort.IntSlice(indicies)))
- for _, i := range indicies {
+ sort.Sort(sort.Reverse(sort.IntSlice(indices)))
+ for _, i := range indices {
as.ranges = append(as.ranges[:i], as.ranges[i+1:]...)
}
}