summaryrefslogtreecommitdiff
path: root/util
diff options
context:
space:
mode:
authorAmanda Huang <amanda_hwang@compal.corp-partner.google.com>2021-03-02 14:40:50 +0800
committerTim Wawrzynczak <twawrzynczak@chromium.org>2021-03-03 15:50:47 +0000
commitd925ca70d9c0f2f918c578fb0faabfb62b065096 (patch)
treea9ad5bcef79cdba1e97e7f6304bc4c2988f48bc8 /util
parent1d14ef25f3cb725d682a2fd2738a7002ca9bc23b (diff)
downloadcoreboot-d925ca70d9c0f2f918c578fb0faabfb62b065096.tar.xz
util: Add new memory part to LP4x list
Add memory part MT53E2G32D4NQ-046 to LP4x global list. Attributes are derived from data sheets.Also, regenerate the SPD files for ADL SoC using the newly added parts. BUG=b:181378727 TEST=Compared generated SPD with data sheets and checked in SPD Change-Id: Ic06e9d672a2d3db2b4ea12d15b462843c90db8f6 Signed-off-by: Amanda Huang <amanda_hwang@compal.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/51167 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'util')
-rw-r--r--util/spd_tools/lp4x/global_lp4x_mem_parts.json.txt12
1 files changed, 12 insertions, 0 deletions
diff --git a/util/spd_tools/lp4x/global_lp4x_mem_parts.json.txt b/util/spd_tools/lp4x/global_lp4x_mem_parts.json.txt
index fcbe624d9b..2cc1fa49b8 100644
--- a/util/spd_tools/lp4x/global_lp4x_mem_parts.json.txt
+++ b/util/spd_tools/lp4x/global_lp4x_mem_parts.json.txt
@@ -255,6 +255,18 @@
"ranksPerChannel": 2,
"speedMbps": 4267
}
+ },
+ {
+ "name": "MT53E2G32D4NQ-046 WT:A",
+ "attribs": {
+ "densityPerChannelGb": 16,
+ "banks": 8,
+ "channelsPerDie": 2,
+ "diesPerPackage": 2,
+ "bitWidthPerChannel": 16,
+ "ranksPerChannel": 2,
+ "speedMbps": 4267
+ }
}
]
}