summaryrefslogtreecommitdiff
path: root/util
diff options
context:
space:
mode:
authorMaxim Polyakov <max.senia.poliak@gmail.com>2019-10-08 12:29:00 +0300
committerFelix Held <felix-coreboot@felixheld.de>2019-10-12 11:42:47 +0000
commit3e7ff299954e0429908d52b8a13aec92abb349da (patch)
tree7ad13167cd88d0c2b013fd927c9a02a0c6b35beb /util
parent43a98b95893c1dc106e70407286dc1ca2021473a (diff)
downloadcoreboot-3e7ff299954e0429908d52b8a13aec92abb349da.tar.xz
util/inteltool/cpu: fix IA32_PLATFORM_ID MSR addr
According to the documentation [1], IA32_PLATFORM_ID MSR register address should be 17H. [1] Table 2-2. Intel (R) 64 and IA-32 Architectures Software Developer’s Manual. Volume 4: Model-Specific Registers. May 2019. Order Number: 335592-070US Change-Id: I9a16b162db51d21c7849b3c08c987ab341845b1e Signed-off-by: Maxim Polyakov <max.senia.poliak@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/35913 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'util')
-rw-r--r--util/inteltool/cpu.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/util/inteltool/cpu.c b/util/inteltool/cpu.c
index 75c7dae53f..446fd82c61 100644
--- a/util/inteltool/cpu.c
+++ b/util/inteltool/cpu.c
@@ -1539,7 +1539,7 @@ int print_intel_core_msrs(void)
*/
static const msr_entry_t model96ex_global_msrs[] = {
- { 0x0000, "IA32_PLATFORM_ID"},
+ { 0x0017, "IA32_PLATFORM_ID"},
{ 0x0080, "MSR_TRACE_HUB_STH_ACPIBAR_BASE"},
{ 0x00CE, "MSR_PLATFORM_INFO"},
{ 0x0198, "IA32_PERF_STATUS"},