diff options
| author | Barnali Sarkar <barnali.sarkar@intel.com> | 2017-02-17 18:15:22 +0530 |
|---|---|---|
| committer | Martin Roth <martinroth@google.com> | 2017-04-10 20:07:01 +0200 |
| commit | 8e84723e02537229e079dcdb0795d2903eb1603d (patch) | |
| tree | 4f52b0ded61d492c69650b050c894c61d147ae3d /util | |
| parent | ccd8700cac9bda4229ba5628e6f51ab0b96fde41 (diff) | |
| download | coreboot-8e84723e02537229e079dcdb0795d2903eb1603d.tar.xz | |
soc/intel/common/block: Add Intel common RTC code support
Create Intel Common RTC code. This code currently only
contains the code for configuring RTC required in Bootblock phase
which has the following programming -
* Enable upper 128 bytes of CMOS.
Change-Id: Id9dfcdbc300c25f43936d1efb5d6f9d81d3c8453
Signed-off-by: Barnali Sarkar <barnali.sarkar@intel.com>
Reviewed-on: https://review.coreboot.org/18558
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Philippe Mathieu-Daudé <philippe.mathieu.daude@gmail.com>
Tested-by: build bot (Jenkins)
Diffstat (limited to 'util')
0 files changed, 0 insertions, 0 deletions