summaryrefslogtreecommitdiff
path: root/util
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2018-01-28 20:26:34 +0100
committerMartin Roth <martinroth@google.com>2018-02-06 16:09:03 +0000
commit921fa84f9e6802b28dd42cb905c396d033e64836 (patch)
treee4d5c99ad5a32cb1fd109e6626e7c1576398454d /util
parentad282592b450c6309abe829f3c4e0d2b0111fb31 (diff)
downloadcoreboot-921fa84f9e6802b28dd42cb905c396d033e64836.tar.xz
inteltool: Fix displaying 64bit spi registers
The registers were taken from the wrong addess since the spibar offset was not added to it. This also fixes the endianness. Change-Id: I8bb91517770359599fe5f579c4686434da8d1c27 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/23478 Reviewed-by: Nico Huber <nico.h@gmx.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'util')
-rw-r--r--util/inteltool/spi.c3
1 files changed, 2 insertions, 1 deletions
diff --git a/util/inteltool/spi.c b/util/inteltool/spi.c
index cda86679d2..2e54cb85ff 100644
--- a/util/inteltool/spi.c
+++ b/util/inteltool/spi.c
@@ -279,7 +279,8 @@ int print_spibar(struct pci_dev *sb) {
printf("0x%08x = %s\n", *(uint32_t *)(rcba + spibaroffset + spi_register[i].addr), spi_register[i].name);
break;
case 8:
- printf("0x%08x%08x = %s\n", *(uint32_t *)(rcba + spi_register[i].addr), *(uint32_t *)(rcba + spi_register[i].addr + 4), spi_register[i].name);
+ printf("0x%08x%08x = %s\n", *(uint32_t *)(rcba + spibaroffset + spi_register[i].addr + 4),
+ *(uint32_t *)(rcba + spibaroffset + spi_register[i].addr), spi_register[i].name);
break;
}
}