summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--src/mainboard/google/lars/devicetree.cb3
-rw-r--r--src/mainboard/intel/kunimitsu/devicetree.cb3
-rw-r--r--src/soc/intel/skylake/chip.h7
3 files changed, 10 insertions, 3 deletions
diff --git a/src/mainboard/google/lars/devicetree.cb b/src/mainboard/google/lars/devicetree.cb
index 50b3e1e8dc..5607ec83a4 100644
--- a/src/mainboard/google/lars/devicetree.cb
+++ b/src/mainboard/google/lars/devicetree.cb
@@ -169,6 +169,9 @@ chip soc/intel/skylake
# PL2 override 25W
register "tdp_pl2_override" = "25"
+ # Send an extra VR mailbox command for the PS4 exit issue
+ register "SendVrMbxCmd" = "2"
+
device cpu_cluster 0 on
device lapic 0 on end
end
diff --git a/src/mainboard/intel/kunimitsu/devicetree.cb b/src/mainboard/intel/kunimitsu/devicetree.cb
index 62a0c26e56..30039d8dc2 100644
--- a/src/mainboard/intel/kunimitsu/devicetree.cb
+++ b/src/mainboard/intel/kunimitsu/devicetree.cb
@@ -173,6 +173,9 @@ chip soc/intel/skylake
# PL2 override 25W
register "tdp_pl2_override" = "25"
+ # Send an extra VR mailbox command for the PS4 exit issue
+ register "SendVrMbxCmd" = "2"
+
device cpu_cluster 0 on
device lapic 0 on end
end
diff --git a/src/soc/intel/skylake/chip.h b/src/soc/intel/skylake/chip.h
index ca902ae0ce..857d8a15db 100644
--- a/src/soc/intel/skylake/chip.h
+++ b/src/soc/intel/skylake/chip.h
@@ -330,9 +330,10 @@ struct soc_intel_skylake_config {
u8 speed_shift_enable;
/*
* Enable VR specific mailbox command
- * When set, an extra VR mailbox command specifically
- * for the MPS IMPV8 VR will be sent.
- * 0 - Don't Send, 1 - Send
+ * 000b - Don't Send any VR command
+ * 001b - VR command specifically for the MPS IMPV8 VR will be sent
+ * 010b - VR specific command sent for PS4 exit issue
+ * 011b - VR specific command sent for both MPS IMPV8 & PS4 exit issue
*/
u8 SendVrMbxCmd;
/* Statically clock gate 8254 PIT. */