summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--src/soc/intel/cannonlake/uart.c15
-rw-r--r--src/soc/intel/icelake/uart.c15
-rw-r--r--src/soc/intel/skylake/uart.c15
3 files changed, 0 insertions, 45 deletions
diff --git a/src/soc/intel/cannonlake/uart.c b/src/soc/intel/cannonlake/uart.c
index 2bd906adf8..7174a9a58f 100644
--- a/src/soc/intel/cannonlake/uart.c
+++ b/src/soc/intel/cannonlake/uart.c
@@ -24,10 +24,6 @@
#include <soc/pci_devs.h>
#include <soc/pcr_ids.h>
-/* Serial IO UART controller legacy mode */
-#define PCR_SERIAL_IO_GPPRVRW7 0x618
-#define PCR_SIO_PCH_LEGACY_UART(idx) (1 << (idx))
-
const struct uart_gpio_pad_config uart_gpio_pads[] = {
{
.console_index = 0,
@@ -54,17 +50,6 @@ const struct uart_gpio_pad_config uart_gpio_pads[] = {
const int uart_max_index = ARRAY_SIZE(uart_gpio_pads);
-void soc_uart_set_legacy_mode(void)
-{
- pcr_write32(PID_SERIALIO, PCR_SERIAL_IO_GPPRVRW7,
- PCR_SIO_PCH_LEGACY_UART(CONFIG_UART_FOR_CONSOLE));
- /*
- * Dummy read after setting any of GPPRVRW7.
- * Required for UART 16550 8-bit Legacy mode to become active
- */
- lpss_clk_read(UART_BASE(CONFIG_UART_FOR_CONSOLE));
-}
-
struct device *soc_uart_console_to_device(int uart_console)
{
/*
diff --git a/src/soc/intel/icelake/uart.c b/src/soc/intel/icelake/uart.c
index 2bd906adf8..7174a9a58f 100644
--- a/src/soc/intel/icelake/uart.c
+++ b/src/soc/intel/icelake/uart.c
@@ -24,10 +24,6 @@
#include <soc/pci_devs.h>
#include <soc/pcr_ids.h>
-/* Serial IO UART controller legacy mode */
-#define PCR_SERIAL_IO_GPPRVRW7 0x618
-#define PCR_SIO_PCH_LEGACY_UART(idx) (1 << (idx))
-
const struct uart_gpio_pad_config uart_gpio_pads[] = {
{
.console_index = 0,
@@ -54,17 +50,6 @@ const struct uart_gpio_pad_config uart_gpio_pads[] = {
const int uart_max_index = ARRAY_SIZE(uart_gpio_pads);
-void soc_uart_set_legacy_mode(void)
-{
- pcr_write32(PID_SERIALIO, PCR_SERIAL_IO_GPPRVRW7,
- PCR_SIO_PCH_LEGACY_UART(CONFIG_UART_FOR_CONSOLE));
- /*
- * Dummy read after setting any of GPPRVRW7.
- * Required for UART 16550 8-bit Legacy mode to become active
- */
- lpss_clk_read(UART_BASE(CONFIG_UART_FOR_CONSOLE));
-}
-
struct device *soc_uart_console_to_device(int uart_console)
{
/*
diff --git a/src/soc/intel/skylake/uart.c b/src/soc/intel/skylake/uart.c
index 1b2a7428df..8b7c99eae5 100644
--- a/src/soc/intel/skylake/uart.c
+++ b/src/soc/intel/skylake/uart.c
@@ -24,10 +24,6 @@
#include <soc/pci_devs.h>
#include <soc/pcr_ids.h>
-/* Serial IO UART controller legacy mode */
-#define PCR_SERIAL_IO_GPPRVRW7 0x618
-#define PCR_SIO_PCH_LEGACY_UART(idx) (1 << (idx))
-
/* UART pad configuration. Support RXD and TXD for now. */
const struct uart_gpio_pad_config uart_gpio_pads[] = {
{
@@ -55,17 +51,6 @@ const struct uart_gpio_pad_config uart_gpio_pads[] = {
const int uart_max_index = ARRAY_SIZE(uart_gpio_pads);
-void soc_uart_set_legacy_mode(void)
-{
- pcr_write32(PID_SERIALIO, PCR_SERIAL_IO_GPPRVRW7,
- PCR_SIO_PCH_LEGACY_UART(CONFIG_UART_FOR_CONSOLE));
- /*
- * Dummy read after setting any of GPPRVRW7.
- * Required for UART 16550 8-bit Legacy mode to become active
- */
- lpss_clk_read(UART_BASE(CONFIG_UART_FOR_CONSOLE));
-}
-
struct device *soc_uart_console_to_device(int uart_console)
{
/*