summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--src/soc/samsung/exynos5420/spi.c2
-rw-r--r--src/soc/sifive/fu540/clock.c2
2 files changed, 2 insertions, 2 deletions
diff --git a/src/soc/samsung/exynos5420/spi.c b/src/soc/samsung/exynos5420/spi.c
index a98f51d72c..ec9002399b 100644
--- a/src/soc/samsung/exynos5420/spi.c
+++ b/src/soc/samsung/exynos5420/spi.c
@@ -101,7 +101,7 @@ static void exynos_spi_init(struct exynos_spi *regs)
// CPOL: Active high.
clrbits32(&regs->ch_cfg, SPI_CH_CPOL_L);
- // Clear rx and tx channel if set priveously.
+ // Clear rx and tx channel if set previously.
clrbits32(&regs->ch_cfg, SPI_RX_CH_ON | SPI_TX_CH_ON);
setbits32(&regs->swap_cfg,
diff --git a/src/soc/sifive/fu540/clock.c b/src/soc/sifive/fu540/clock.c
index a15e639839..ad5e06b65e 100644
--- a/src/soc/sifive/fu540/clock.c
+++ b/src/soc/sifive/fu540/clock.c
@@ -104,7 +104,7 @@ static void configure_pll(u32 *reg, const struct pll_settings *s)
* Set coreclk according to the SiFive FU540-C000 Manual
* https://www.sifive.com/documentation/chips/freedom-u540-c000-manual/
*
- * Section 7.1 recommends a frequency of 1.0 GHz (up to 1.5 Ghz is possible)
+ * Section 7.1 recommends a frequency of 1.0 GHz (up to 1.5 GHz is possible)
*
* Section 7.4.2 provides the necessary values:
* For example, to setup COREPLL for 1 GHz operation, program divr = 0 (x1),