summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--Documentation/releases/coreboot-4.13-relnotes.md11
1 files changed, 11 insertions, 0 deletions
diff --git a/Documentation/releases/coreboot-4.13-relnotes.md b/Documentation/releases/coreboot-4.13-relnotes.md
index 1d8839fea2..2910867f78 100644
--- a/Documentation/releases/coreboot-4.13-relnotes.md
+++ b/Documentation/releases/coreboot-4.13-relnotes.md
@@ -28,4 +28,15 @@ as an LPC resource). With this change, when a device in the tree is marked as
that its resources can be placed in a more natural location. This also adds the
ability for the device to participate in SSDT generation.
+### Tools for generating SPDs for LP4x memory on TGL and JSL
+
+A set of new tools `gen_spd.go` and `gen_part_id.go` are added to automate the
+process of generating SPDs for LP4x memory and assigning hardware strap IDs for
+memory parts used on TGL and JSL based boards. The SPD data obtained from memory
+part vendors has to be massaged to format it correctly as per JEDEC and Intel MRC
+expectations. These tools take a list of memory parts describing their physical
+attributes as per their datasheet and convert those attributes into SPD files for
+the platforms. More details about the tools are added in
+[README.md](https://review.coreboot.org/plugins/gitiles/coreboot/+/refs/heads/master/util/spd_tools/intel/lp4x/README.md).
+
### Add significant changes here