summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--src/mainboard/tyan/s2912_fam10/romstage.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/mainboard/tyan/s2912_fam10/romstage.c b/src/mainboard/tyan/s2912_fam10/romstage.c
index 5963d18d67..a3ffff902e 100644
--- a/src/mainboard/tyan/s2912_fam10/romstage.c
+++ b/src/mainboard/tyan/s2912_fam10/romstage.c
@@ -128,6 +128,7 @@ static const u8 spd_addr[] = {
//second node
RC00, DIMM4, DIMM6, 0, 0, DIMM5, DIMM7, 0, 0,
#endif
+};
void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
{