summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--src/mainboard/pcengines/apu2/Kconfig4
-rw-r--r--src/mainboard/pcengines/apu2/OemCustomize.c20
2 files changed, 19 insertions, 5 deletions
diff --git a/src/mainboard/pcengines/apu2/Kconfig b/src/mainboard/pcengines/apu2/Kconfig
index b434ddc810..1915cc22d7 100644
--- a/src/mainboard/pcengines/apu2/Kconfig
+++ b/src/mainboard/pcengines/apu2/Kconfig
@@ -30,6 +30,10 @@ config BOARD_SPECIFIC_OPTIONS
select GENERIC_SPD_BIN
select MAINBOARD_HAS_LPC_TPM
select SEABIOS_ADD_SERCON_PORT_FILE if PAYLOAD_SEABIOS
+ select PCIEXP_ASPM
+ select PCIEXP_CLK_PM
+ select PCIEXP_COMMON_CLOCK
+ select PCIEXP_L1_SUB_STATE
config MAINBOARD_DIR
string
diff --git a/src/mainboard/pcengines/apu2/OemCustomize.c b/src/mainboard/pcengines/apu2/OemCustomize.c
index 6339e0fc4a..e47a2c8317 100644
--- a/src/mainboard/pcengines/apu2/OemCustomize.c
+++ b/src/mainboard/pcengines/apu2/OemCustomize.c
@@ -33,7 +33,9 @@ static const PCIe_PORT_DESCRIPTOR PortList[] = {
HotplugDisabled,
PcieGenMaxSupported,
PcieGenMaxSupported,
- AspmDisabled, PCIE_PORT3_RESET_ID, 0)
+ AspmL0sL1,
+ PCIE_PORT3_RESET_ID,
+ ClkPmSupportEnabled)
},
/* Initialize Port descriptor (PCIe port, Lanes 1, PCI Device Number 2, ...) */
{
@@ -43,7 +45,9 @@ static const PCIe_PORT_DESCRIPTOR PortList[] = {
HotplugDisabled,
PcieGenMaxSupported,
PcieGenMaxSupported,
- AspmDisabled, PCIE_NIC_RESET_ID, 0)
+ AspmL0sL1,
+ PCIE_NIC_RESET_ID,
+ ClkPmSupportEnabled)
},
/* Initialize Port descriptor (PCIe port, Lanes 2, PCI Device Number 2, ...) */
{
@@ -53,7 +57,9 @@ static const PCIe_PORT_DESCRIPTOR PortList[] = {
HotplugDisabled,
PcieGenMaxSupported,
PcieGenMaxSupported,
- AspmDisabled, PCIE_NIC_RESET_ID, 0)
+ AspmL0sL1,
+ PCIE_NIC_RESET_ID,
+ ClkPmSupportEnabled)
},
/* Initialize Port descriptor (PCIe port, Lanes 3, PCI Device Number 2, ...) */
{
@@ -63,7 +69,9 @@ static const PCIe_PORT_DESCRIPTOR PortList[] = {
HotplugDisabled,
PcieGenMaxSupported,
PcieGenMaxSupported,
- AspmDisabled, PCIE_NIC_RESET_ID, 0)
+ AspmL0sL1,
+ PCIE_NIC_RESET_ID,
+ ClkPmSupportEnabled)
},
/* Initialize Port descriptor (PCIe port, Lanes 4-7, PCI Device Number 4, ...) */
{
@@ -73,7 +81,9 @@ static const PCIe_PORT_DESCRIPTOR PortList[] = {
HotplugDisabled,
PcieGenMaxSupported,
PcieGenMaxSupported,
- AspmDisabled, PCIE_GFX_RESET_ID, 0)
+ AspmL0sL1,
+ PCIE_GFX_RESET_ID,
+ ClkPmSupportEnabled)
}
};