summaryrefslogtreecommitdiff
path: root/payloads/libpayload/arch/arm64/cache.c
diff options
context:
space:
mode:
Diffstat (limited to 'payloads/libpayload/arch/arm64/cache.c')
-rw-r--r--payloads/libpayload/arch/arm64/cache.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/payloads/libpayload/arch/arm64/cache.c b/payloads/libpayload/arch/arm64/cache.c
index 2d42522588..f8c5588472 100644
--- a/payloads/libpayload/arch/arm64/cache.c
+++ b/payloads/libpayload/arch/arm64/cache.c
@@ -39,7 +39,7 @@
void tlb_invalidate_all(void)
{
/* TLBIALL includes dTLB and iTLB on systems that have them. */
- tlbiall_current();
+ tlbiall_el2();
dsb();
isb();
}
@@ -119,7 +119,7 @@ void dcache_invalidate_by_mva(void const *addr, size_t len)
void cache_sync_instructions(void)
{
- uint32_t sctlr = raw_read_sctlr_current();
+ uint32_t sctlr = raw_read_sctlr_el2();
if (sctlr & SCTLR_C)
dcache_clean_all(); /* includes trailing DSB (assembly) */
else if (sctlr & SCTLR_I)