summaryrefslogtreecommitdiff
path: root/src/arch/riscv
diff options
context:
space:
mode:
Diffstat (limited to 'src/arch/riscv')
-rw-r--r--src/arch/riscv/include/vm.h1
-rw-r--r--src/arch/riscv/misaligned.c2
-rw-r--r--src/arch/riscv/sbi.c1
3 files changed, 0 insertions, 4 deletions
diff --git a/src/arch/riscv/include/vm.h b/src/arch/riscv/include/vm.h
index 5501a0c710..c1894c70ca 100644
--- a/src/arch/riscv/include/vm.h
+++ b/src/arch/riscv/include/vm.h
@@ -12,7 +12,6 @@
void mstatus_init(void); // need to setup mstatus so we know we have virtual memory
-
#define DEFINE_MPRV_READ_FLAGS(name, type, insn, flags) \
static inline type name(type *p); \
static inline type name(type *p) \
diff --git a/src/arch/riscv/misaligned.c b/src/arch/riscv/misaligned.c
index 244081f384..a17b7dd454 100644
--- a/src/arch/riscv/misaligned.c
+++ b/src/arch/riscv/misaligned.c
@@ -131,7 +131,6 @@ static struct memory_instruction_info *match_instruction(uintptr_t insn)
return NULL;
}
-
static int fetch_16bit_instruction(uintptr_t vaddr, uintptr_t *insn, int *size)
{
uint16_t ins = mprv_read_mxr_u16((uint16_t *)vaddr);
@@ -157,7 +156,6 @@ static int fetch_32bit_instruction(uintptr_t vaddr, uintptr_t *insn, int *size)
return -1;
}
-
void handle_misaligned(trapframe *tf)
{
uintptr_t insn = 0;
diff --git a/src/arch/riscv/sbi.c b/src/arch/riscv/sbi.c
index 38fc05e210..654bef03d6 100644
--- a/src/arch/riscv/sbi.c
+++ b/src/arch/riscv/sbi.c
@@ -49,7 +49,6 @@ static uintptr_t sbi_clear_ipi(void)
return 0;
}
-
/*
* sbi is triggered by the s-mode ecall
* parameter : register a0 a1 a2