summaryrefslogtreecommitdiff
path: root/src/arch
diff options
context:
space:
mode:
Diffstat (limited to 'src/arch')
-rw-r--r--src/arch/arm64/cpu/cortex_a57.S2
-rw-r--r--src/arch/arm64/include/cpu/cortex_a57.h (renamed from src/arch/arm64/cpu/cortex_a57.h)3
2 files changed, 4 insertions, 1 deletions
diff --git a/src/arch/arm64/cpu/cortex_a57.S b/src/arch/arm64/cpu/cortex_a57.S
index ce8534b0a7..4535d2bb5e 100644
--- a/src/arch/arm64/cpu/cortex_a57.S
+++ b/src/arch/arm64/cpu/cortex_a57.S
@@ -19,7 +19,7 @@
#include <arch/asm.h>
#include <arch/cache_helpers.h>
-#include "cortex_a57.h"
+#include <cpu/cortex_a57.h>
ENTRY(arm64_cpu_early_setup)
mrs x0, CPUECTLR_EL1
diff --git a/src/arch/arm64/cpu/cortex_a57.h b/src/arch/arm64/include/cpu/cortex_a57.h
index 5bd6160d18..113a6ff946 100644
--- a/src/arch/arm64/cpu/cortex_a57.h
+++ b/src/arch/arm64/include/cpu/cortex_a57.h
@@ -20,6 +20,9 @@
#ifndef __ARCH_ARM64_CORTEX_A57_H__
#define __ARCH_ARM64_CORTEX_A57_H__
+#define CPUACTLR_EL1 s3_1_c15_c2_0
+#define BTB_INVALIDATE (1 << 0)
+
#define CPUECTLR_EL1 S3_1_c15_c2_1
#define SMPEN_SHIFT 6