summaryrefslogtreecommitdiff
path: root/src/console/Kconfig
diff options
context:
space:
mode:
Diffstat (limited to 'src/console/Kconfig')
-rw-r--r--src/console/Kconfig67
1 files changed, 55 insertions, 12 deletions
diff --git a/src/console/Kconfig b/src/console/Kconfig
index 697e3587fe..2bdffc1aff 100644
--- a/src/console/Kconfig
+++ b/src/console/Kconfig
@@ -1,53 +1,96 @@
menu "Console options"
+# TODO: Rename to SERIAL_CONSOLE once Kconfig transition is complete.
config CONSOLE_SERIAL8250
- #TODO Rename to SERIAL_CONSOLE once Kconfig transition is complete.
- bool "See output on the serial port console"
+ bool "Enable serial port console output"
default y
+ help
+ Send coreboot debug output to a serial port console.
-config SERIAL_POST
- bool "See POST output on the serial port console"
- default n
-
+# TODO: COM1, COM2 etc.
config TTYS0_BASE
hex "I/O base for the serial port"
depends on CONSOLE_SERIAL8250
default 0x3f8
config SERIAL_SET_SPEED
- bool "Override the serial console BAUD rate"
+ bool "Override the serial port BAUD rate"
default y
depends on CONSOLE_SERIAL8250
config TTYS0_BAUD
- int "Serial console BAUD rate"
+ int "Serial port BAUD rate"
depends on SERIAL_SET_SPEED
default 115200
+# TODO: Allow user-friendly selection of settings other than 8n1.
config TTYS0_LCS
int
default 3
depends on CONSOLE_SERIAL8250
+config SERIAL_POST
+ bool "Enable POST output on the serial port console"
+ depends on CONSOLE_SERIAL8250
+ default n
+ help
+ If enabled, coreboot will additionally print POST codes (which are
+ usually displayed using a so-called "POST card" ISA/PCI/PCI-E
+ device) on the serial console.
+
+# TODO: FIX DEPENDENCY HERE
config USBDEBUG_DIRECT
- bool "USB debug dongle support. Not supported on all chipsets."
+ bool "USB 2.0 EHCI debug dongle support"
default n
- # TODO: FIX DEPENDENCY HERE
+ help
+ This option allows you to use a so-called USB EHCI Debug device
+ to retrieve the coreboot debug messages (instead, or in addition
+ to, a serial port).
+
+ This feature is NOT supported on all chipsets in coreboot!
+
+ It also requires a USB2 controller which supports the EHCI
+ Debug Port capability. Controllers which are known to work:
+
+ * 10b9:5239 ALi Corporation USB 2.0 (USB PCI card)
+ * 8086:24cd Intel ICH4/ICH4-M
+ * 8086:24dd Intel ICH5
+ * 8086:265c Intel ICH6
+ * 8086:268c Intel 631xESB/632xESB/3100
+ * 8086:27cc Intel ICH7
+ * 8086:2836 Intel ICH8
+ * 8086:283a Intel ICH8
+ * 8086:293a Intel ICH9
+ * 10de:0088 NVIDIA MCP2A
+ * 10de:005b NVIDIA CK804
+ * 10de:026e NVIDIA MCP51
+ * 10de:036d NVIDIA MCP55
+ * 10de:03f2 NVIDIA MCP61
+ * 1002:4386 ATI/AMD SB600
+ * 1106:3104 VIA VX800
+
+ See http://www.coreboot.org/EHCI_Debug_Port for an up-to-date list.
config CONSOLE_VGA
- bool "Use VGA console, once initialized."
+ bool "Use VGA console once initialized"
default n
+# TODO: Deps?
+# TODO: Improve description.
config CONSOLE_VGA_ONBOARD_AT_FIRST
- bool "Use onboard VGA as primary"
+ bool "Use onboard VGA as primary video device"
default n
help
If not selected, the last adapter found will be used.
+# TODO: User-friendly "choice" selection.
+# TODO: Add help text.
config MAXIMUM_CONSOLE_LOGLEVEL
int "Maximum console loglevel"
default 9
+# TODO: User-friendly "choice" selection.
+# TODO: Add help text.
config DEFAULT_CONSOLE_LOGLEVEL
int "Default console loglevel"
default 9