summaryrefslogtreecommitdiff
path: root/src/cpu/amd/agesa/family16kb
diff options
context:
space:
mode:
Diffstat (limited to 'src/cpu/amd/agesa/family16kb')
-rw-r--r--src/cpu/amd/agesa/family16kb/romstage.c7
1 files changed, 5 insertions, 2 deletions
diff --git a/src/cpu/amd/agesa/family16kb/romstage.c b/src/cpu/amd/agesa/family16kb/romstage.c
index f1deeb9092..26b0d79ce7 100644
--- a/src/cpu/amd/agesa/family16kb/romstage.c
+++ b/src/cpu/amd/agesa/family16kb/romstage.c
@@ -33,13 +33,16 @@
#include <string.h>
#include <southbridge/amd/agesa/hudson/hudson.h>
+void asmlinkage early_all_cores(void)
+{
+ amd_initmmio();
+}
+
void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
{
struct sysinfo *cb = NULL;
u32 val;
- amd_initmmio();
-
if (!cpu_init_detectedx && boot_cpu()) {
post_code(0x30);