summaryrefslogtreecommitdiff
path: root/src/cpu/amd/pi/Kconfig
diff options
context:
space:
mode:
Diffstat (limited to 'src/cpu/amd/pi/Kconfig')
-rw-r--r--src/cpu/amd/pi/Kconfig12
1 files changed, 1 insertions, 11 deletions
diff --git a/src/cpu/amd/pi/Kconfig b/src/cpu/amd/pi/Kconfig
index 973a086e9f..b33302ecef 100644
--- a/src/cpu/amd/pi/Kconfig
+++ b/src/cpu/amd/pi/Kconfig
@@ -28,23 +28,13 @@ config CPU_AMD_PI
select SPI_FLASH if HAVE_ACPI_RESUME
select CAR_GLOBAL_MIGRATION if BINARYPI_LEGACY_WRAPPER
select SMM_ASEG
+ select NO_FIXED_XIP_ROM_SIZE
if CPU_AMD_PI
config BINARYPI_LEGACY_WRAPPER
def_bool n
-config XIP_ROM_SIZE
- hex
- default 0x100000
- help
- Overwride the default write through caching size as 1M Bytes.
- On some AMD platforms, one socket supports 2 or more kinds of
- processor family, compiling several CPU families agesa code
- will increase the romstage size.
- In order to execute romstage in place on the flash ROM,
- more space is required to be set as write through caching.
-
config UDELAY_LAPIC_FIXED_FSB
int
default 200